e92b21b43d
* reworked MAX77x (datasheet, symbol, missing variants, description ..) * reworked MC33063-family (symbol, missing variants, footprints, description, ...) * reworked MC34063 family as alias to MC33063 family * reworked MCP16301 (symbol, pin-type, description) * reworked MCP16311/2 (symbol, description, name without -, ...) * reworked MCP16331 (symbol, pin-type, naming without -...) * reworked MCP1640 family (symbol, naming wiothout -, ...) * corrected some descriptions * reworked MCP165x family (symbol, description) * reworked MIC2177 (datasheet, symbol, pin-stacks, description...) * added fixed-output variants of MIC2177 * added MIC2178 family * reworked MIC4690 (stacked-pins, symbol, description...) * reworked NID60-series (symbol, stacked-pins, footprint, FPFilter, description) added NID30-series (footprint available from https://github.com/KiCad/Converters_DCDC_ACDC.pretty/pull/25) * reworked NMAxxyyDC/SC-series (symbol, isolation bars, ...) * reworked NXE2-series (NC-pin location, description, ...) * reworked PAM2305 series (missing variants, symbols, description...) * removed very obsolete PT6100 (no footprint, no description available anymore ...) * reworked R-78E-series (description) * Added 3D models for ZETA-433-SO * Added Foot print name * Added Foot print name * reworked R78-Zxx-yy series from RECOM (symbol, added missing variants, footprints from https://github.com/KiCad/Converters_DCDC_ACDC.pretty/pull/26) * Updated description of 868 and 915 MHz * Made fields invisible * reworked ST1CC40 (symbol, package-variants, wrong pinout and package, description, ...) * Add Johansen chip antenna * Add symbol for MAX6971 LED driver. http://datasheets.maximintegrated.com/en/ds/MAX6971.pdf * Move Parallax Propeller to its own library. * The DIP version of the Propeller has two VDD pins and two VSS pins. * reworked ST1S10 family (footprints, description, symbols...) * reworked ST1S14PHR (symbol, missing PAD-pin, footprint, description, ...) * reworked Traco TEN20-series (symbol, isolation barrier, pin-position, description, ...) * reworked TL497 family (symbol, pin-types, description, FPFilters, ...) * reworked TMR_1 series (description...) * reworked TPS5431 (missing NCs, pin-types, description, footprint from https://github.com/KiCad/Housings_SOIC.pretty/pull/35...) * reworked TPS54340/TPS54360 (footprint, pin-types, description...) * reworked TPS560200 (description, ...) * reworked TPS56x200 (description, ...) * reworked TPS6050xDGS (pin-types, description, FPFilter, ...) * reworked TPS6120x (symbol, pin-location, description, footpritns, see https://github.com/KiCad/Housings_SON.pretty/pull/19) * reworked TPS621xy families (dscription, missing variants) * Removed Antenna.lib, added Antenna_Chip to device.lib * reworked TPS62xyz (missing variants, footprints, FPFilters, split by package, symbol, pin-types, description, ...) * added scripted Wuerth Mapi inductor models * reworked TPS6217xDQC (description, footprint from https://github.com/KiCad/Housings_SON.pretty/pull/20 ...) * added description to TPS62175DQC * reworked TPS6220xDBV (symbol, description, ...) * reworked TSR-1 series (description, symbol, ...) * fixed some KLC issues * reworked ADG729 * added ADG728 * removed CPC1017N which is already in opto.lib * Changed Antenna_Chip to use a resonator symbol * reworked DG308/DG309/DG441/DG442 * Fix naming for Schurter FUP 3d models. * Reduce pin length, text offset and body width of MCP45HVx1. * FRSolutions: Add the Particle P1 WiFi module * rfcom: Update footprint of ESP-12E * rfcom: Update footprint of ESP-12E * moved symbols from texas.lib and siliconi.lib to analog_switches.lib * Copy connector shape from USB_OTG to USB_B_Micro. I recently added the USB_B_Micro symbol (and an alias, USB_B_Mini). I hadn't noticed that there was already a similar USB_OTG symbol. However, the two need to remain separate, because USB_OTG has VBUS and GND marked as power inputs, while USB_B_Micro has them as power outputs. This commit makes USB_B_Micro identical to USB_OTG, except for the direction of the power pins. Specifically, it copies the connector shape from USB_OTG to USB_B_Micro. (I had been too lazy to draw the connector shape when I created USB_B_Micro.) * added missing NC-pins fixed naming added DG411/DG412/DG413 family * Added FAN3268 to ON Semiconductor library. * added DG417/DG418/DG419 and its variants ADG417/ADG419, MAX317/MAX318/MAX319 * corrected label location * Added 3D models for SW_SP3T_PCM13 and SW_SPDT_PCM12 * added DG417L/DG418L/DG419L fixed several minor issues (typos, wrong symbols, ...) * Combined bosch.lib and Bosch.lib * Don't update library version * RFSolutions: Rename P1 to Particle_P1 * LED: Add CLV1L-FKB * LED: CLV1L-FKB remove trademark symbol from description * fixed several swicthes (wrong normally settings) + added DG41x-variants from Maxim and other companies, as Maxim does not have the separate Vlogic pin! * added/reworked DG9421/DG9422 (package posted as https://github.com/KiCad/Housings_SSOP.pretty/pull/51) * reworked DG884 * Added name of package to description (FAN3268) * reworked FSA3157/NC7SB3157 (symbol, ...footprint from https://github.com/KiCad/Housings_SON.pretty/pull/21) * Update fp-lib-table.for-github * Update fp-lib-table.for-pretty * reworked TS5A3159/TS5A3160 (split by footprint, added missing variants, description, symbol, footprint from https://github.com/KiCad/Housings_BGA.pretty/pull/26) * rework HI524 (symbol, description, datasheet, footprint) * moved LCC110 to opto.lib and reworked symbol (footprint, symbol, ...) * moved LAA110, LB110 from analog_switches to opto.lib and reimplemented as ALIAS * added MAX312/313/314 family as ALIASes * added MAX323/324/325 series * fixed KLC issues (font-size, wrong FPFilters) * #IM fixed power-pin stack * update LTC2309 stack GND and VDD pins allowing for same schematic on both chips. Minor changes to adhere to KLC. * Added 3D models for dip switches * Updated according to PR feedback * Add TDA1308 Schematic library for the class-AB stereo headphone driver by NXP Signed-off-by: Adam Heinrich <adam@adamh.cz> * Rename Cortex Debug Connector, add FP filter - Renamed Cortex Debug Connector from `Conn_ARM_Cortex-Debug` to `CMP Conn_ARM_JTAG_SWD_10` - Added FP filter `Conn*:*_2x*` for KiCad v5 * Oscillators: Add SG3030CM * Removed CVS type * Removed CVS type * Updated leg and pad size * pspice: Add MOSFET symbols * Add cross 4p net tie * Add cross 4p net tie * Add symbol LED_BGRA. This is the pinout used by "Piranha" RGB LEDs. See that pull request for more information. * Add "LED*" footprint filter to LED symbols in "device" library. Also: * Added "~" datasheet to LED symbols to suppress KLC errors. * Corrected cases where fields 2 and 3 were not invisible. Did not attempt to correct other pre-existing KLC errors. (Pin placement.) * move symbol and package name, add potentiometer symbol inside. * Move footprint name more to the right. * Oscillators: Fix pin offset in SG-3030CM * Separate power pins on generic opamps * Update generic opamps symbols * Add x cap discharge ICs * Add x cap discharge ICs * Oscillators: Rename SG3030CM footprint to comply with KLC * Add TI OPA356 and OPA2356 operational amplifiers They use the same pinout as existing devices, so they are just new aliases. * Update atmel.lib * Added 3d part for Bosch LGA-8_2.5x2.5mm_Pitch0.65mm package, BME280 and BME680 * Corrected vent hole position, corrected marker pad position, pad numbering starts clockwise from right side * MCU_Texas_MSP430: fix G2553 * Update fp-lib-table.for-github * Update fp-lib-table.for-pretty * Update fp-lib-table.for-pretty * Update fp-lib-table.for-github * Add TI OPA1622 operational amplifier * - removed unneeded D-SUB 3D models - moved bornierXX 3D models * renamed bornier 3D models * - moved Phoenix 3D models to correct location * fixed D-SUB FPFilters for new footprints * revert DSUB-fixes (will do separately) * Added the Analog Devices ADP2302ARDZ * visual enhancements as requested * Added the Microchip MCP1825S 500mA LDO Regulator * Update net ties * Update net ties * Fixed keywords, modified pin name offset, fixed pin type (FAN3268). * Clearing an error in STM32L071/STM32L072 loading libs * Add PD70224 * Add PD70224 * Fixed dot location * Add "T" 3-pin net tie * Add "T" 3-pin net tie * Remove duplicated polylines in net ties * Removed the errored lines altogether. * Add OPA890 operational amplifier in SOT23-6 package * Add Allegro current sensors * Updated sym_lib_table file * Added TJA1052i * Added Alias Alias for different isolation voltages * Set pointing * Added isolation lines * Replaced illegal character * fix sym-lib-table typos ang missing Logic_ prefixes * added LSM303C and LSM6DS3 * Fix footprint filter * hopefully final fixups * MCU_Texas_MSP430: update keywords * MCU_Texas_MSP430: update description - do not duplicate part name (KLC 3.0.2 S6.3) - append simplified footprint name (KLC 3.0.2 S6.3) * MCU_Texas_MSP430: update documentation file Always use a symlink based on the actual part number, even if multiple devices share the same data sheet. * Added better descriptions for symbol libraries * Add TPS2592xx Schematic library for the 5V/12V eFuse protection switch by TI Signed-off-by: Adam Heinrich <adam@adamh.cz> * Moved nc pins and made them visible * Fixed Stacking & Naming * Add TPS22929D power distribution switch * - adjusted names of the symbols to the new KLC * Added TPS61090, TPS61091, and TPS61092 boost converters. * added TPD3E001DRLR TPD2E2U06 * updated to resolve jenkins issues * Updated to address automated script issues * Fixed additional errors * Fixed ground pin alignment * Updated footprint * Microchip: SY89312V 3.3/5V, ECL/PECL 4GHz x2 clock divider Documentation: http://ww1.microchip.com/downloads/en/DeviceDoc/sy89312v.pdf * fixed library version to make these workable with KiCAD 4.0.7 (see https://github.com/KiCad/kicad-library/issues/1838) * removed whiteline that lead to error * changed model name as per footprint, rotated 90 degree CCW, ofset 0,0,0 * Add Analog Devices ADP5070/5071 switching regulators * Adjusted the PIC12 symbol names to the new KLC * Changed pin order * fixed several issues in transistors.lib/dcm: - unified naming/description - fixed some packages (e.g. TO-220-variants had wrong names) - fixed wrong BF245/244 symbols (https://github.com/KiCad/kicad-library/issues/1843#issuecomment-345438714) - added BF545 - added some missing datasheets * Removed unnecessary changes to rest of the file * - removed non-existent device from DCM (that device really is not produced!) - fixed one description (package type) * Update .travis.yml Remove sudo requirement
407 lines
17 KiB
Text
407 lines
17 KiB
Text
(kicad_pcb (version 20170123) (host pcbnew "(2017-02-21 revision 35a8d78)-master")
|
|
|
|
(general
|
|
(links 9)
|
|
(no_connects 9)
|
|
(area 199.949999 88.772619 287.050001 168.05)
|
|
(thickness 1.6)
|
|
(drawings 39)
|
|
(tracks 0)
|
|
(zones 0)
|
|
(modules 5)
|
|
(nets 32)
|
|
)
|
|
|
|
(page A3)
|
|
(title_block
|
|
(date "15 nov 2012")
|
|
)
|
|
|
|
(layers
|
|
(0 F.Cu signal)
|
|
(31 B.Cu signal)
|
|
(32 B.Adhes user)
|
|
(33 F.Adhes user)
|
|
(34 B.Paste user)
|
|
(35 F.Paste user)
|
|
(36 B.SilkS user)
|
|
(37 F.SilkS user)
|
|
(38 B.Mask user)
|
|
(39 F.Mask user)
|
|
(40 Dwgs.User user)
|
|
(41 Cmts.User user)
|
|
(42 Eco1.User user)
|
|
(43 Eco2.User user)
|
|
(44 Edge.Cuts user)
|
|
)
|
|
|
|
(setup
|
|
(last_trace_width 0.2)
|
|
(trace_clearance 0.2)
|
|
(zone_clearance 0.508)
|
|
(zone_45_only no)
|
|
(trace_min 0.1524)
|
|
(segment_width 0.1)
|
|
(edge_width 0.1)
|
|
(via_size 0.9)
|
|
(via_drill 0.6)
|
|
(via_min_size 0.8)
|
|
(via_min_drill 0.5)
|
|
(uvia_size 0.5)
|
|
(uvia_drill 0.1)
|
|
(uvias_allowed no)
|
|
(uvia_min_size 0.5)
|
|
(uvia_min_drill 0.1)
|
|
(pcb_text_width 0.3)
|
|
(pcb_text_size 1 1)
|
|
(mod_edge_width 0.15)
|
|
(mod_text_size 1 1)
|
|
(mod_text_width 0.15)
|
|
(pad_size 2.5 2.5)
|
|
(pad_drill 2.5)
|
|
(pad_to_mask_clearance 0)
|
|
(aux_axis_origin 200 150)
|
|
(grid_origin 200 150)
|
|
(visible_elements 7FFFFFFF)
|
|
(pcbplotparams
|
|
(layerselection 0x00030_80000001)
|
|
(usegerberextensions true)
|
|
(excludeedgelayer true)
|
|
(linewidth 0.150000)
|
|
(plotframeref false)
|
|
(viasonmask false)
|
|
(mode 1)
|
|
(useauxorigin false)
|
|
(hpglpennumber 1)
|
|
(hpglpenspeed 20)
|
|
(hpglpendiameter 15)
|
|
(psnegative false)
|
|
(psa4output false)
|
|
(plotreference true)
|
|
(plotvalue true)
|
|
(plotinvisibletext false)
|
|
(padsonsilk false)
|
|
(subtractmaskfromsilk false)
|
|
(outputformat 1)
|
|
(mirror false)
|
|
(drillshape 1)
|
|
(scaleselection 1)
|
|
(outputdirectory ""))
|
|
)
|
|
|
|
(net 0 "")
|
|
(net 1 +3V3)
|
|
(net 2 +5V)
|
|
(net 3 GND)
|
|
(net 4 /ID_SD)
|
|
(net 5 /ID_SC)
|
|
(net 6 /GPIO5)
|
|
(net 7 /GPIO6)
|
|
(net 8 /GPIO26)
|
|
(net 9 "/GPIO2(SDA1)")
|
|
(net 10 "/GPIO3(SCL1)")
|
|
(net 11 "/GPIO4(GCLK)")
|
|
(net 12 "/GPIO14(TXD0)")
|
|
(net 13 "/GPIO15(RXD0)")
|
|
(net 14 "/GPIO17(GEN0)")
|
|
(net 15 "/GPIO27(GEN2)")
|
|
(net 16 "/GPIO22(GEN3)")
|
|
(net 17 "/GPIO23(GEN4)")
|
|
(net 18 "/GPIO24(GEN5)")
|
|
(net 19 "/GPIO25(GEN6)")
|
|
(net 20 "/GPIO18(GEN1)(PWM0)")
|
|
(net 21 "/GPIO10(SPI0_MOSI)")
|
|
(net 22 "/GPIO9(SPI0_MISO)")
|
|
(net 23 "/GPIO11(SPI0_SCK)")
|
|
(net 24 "/GPIO8(SPI0_CE_N)")
|
|
(net 25 "/GPIO7(SPI1_CE_N)")
|
|
(net 26 "/GPIO12(PWM0)")
|
|
(net 27 "/GPIO13(PWM1)")
|
|
(net 28 "/GPIO19(SPI1_MISO)")
|
|
(net 29 /GPIO16)
|
|
(net 30 "/GPIO20(SPI1_MOSI)")
|
|
(net 31 "/GPIO21(SPI1_SCK)")
|
|
|
|
(net_class Default "This is the default net class."
|
|
(clearance 0.2)
|
|
(trace_width 0.2)
|
|
(via_dia 0.9)
|
|
(via_drill 0.6)
|
|
(uvia_dia 0.5)
|
|
(uvia_drill 0.1)
|
|
(add_net +3V3)
|
|
(add_net +5V)
|
|
(add_net "/GPIO10(SPI0_MOSI)")
|
|
(add_net "/GPIO11(SPI0_SCK)")
|
|
(add_net "/GPIO12(PWM0)")
|
|
(add_net "/GPIO13(PWM1)")
|
|
(add_net "/GPIO14(TXD0)")
|
|
(add_net "/GPIO15(RXD0)")
|
|
(add_net /GPIO16)
|
|
(add_net "/GPIO17(GEN0)")
|
|
(add_net "/GPIO18(GEN1)(PWM0)")
|
|
(add_net "/GPIO19(SPI1_MISO)")
|
|
(add_net "/GPIO2(SDA1)")
|
|
(add_net "/GPIO20(SPI1_MOSI)")
|
|
(add_net "/GPIO21(SPI1_SCK)")
|
|
(add_net "/GPIO22(GEN3)")
|
|
(add_net "/GPIO23(GEN4)")
|
|
(add_net "/GPIO24(GEN5)")
|
|
(add_net "/GPIO25(GEN6)")
|
|
(add_net /GPIO26)
|
|
(add_net "/GPIO27(GEN2)")
|
|
(add_net "/GPIO3(SCL1)")
|
|
(add_net "/GPIO4(GCLK)")
|
|
(add_net /GPIO5)
|
|
(add_net /GPIO6)
|
|
(add_net "/GPIO7(SPI1_CE_N)")
|
|
(add_net "/GPIO8(SPI0_CE_N)")
|
|
(add_net "/GPIO9(SPI0_MISO)")
|
|
(add_net /ID_SC)
|
|
(add_net /ID_SD)
|
|
(add_net GND)
|
|
)
|
|
|
|
(net_class Power ""
|
|
(clearance 0.2)
|
|
(trace_width 0.5)
|
|
(via_dia 1)
|
|
(via_drill 0.7)
|
|
(uvia_dia 0.5)
|
|
(uvia_drill 0.1)
|
|
)
|
|
|
|
(module Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm (layer B.Cu) (tedit 58CD544A) (tstamp 580C7F66)
|
|
(at 208.37 98.77 270)
|
|
(descr "Through hole straight socket strip, 2x20, 2.54mm pitch, double rows")
|
|
(tags "Through hole socket strip THT 2x20 2.54mm double row")
|
|
(path /59AD464A)
|
|
(fp_text reference P1 (at 2.208 -0.012 180) (layer B.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
|
)
|
|
(fp_text value Conn_02x20_Odd_Even (at -1.27 -50.59 270) (layer B.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
|
)
|
|
(fp_line (start -3.81 1.27) (end -3.81 -49.53) (layer B.Fab) (width 0.1))
|
|
(fp_line (start -3.81 -49.53) (end 1.27 -49.53) (layer B.Fab) (width 0.1))
|
|
(fp_line (start 1.27 -49.53) (end 1.27 1.27) (layer B.Fab) (width 0.1))
|
|
(fp_line (start 1.27 1.27) (end -3.81 1.27) (layer B.Fab) (width 0.1))
|
|
(fp_line (start 1.33 -1.27) (end 1.33 -49.59) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start 1.33 -49.59) (end -3.87 -49.59) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start -3.87 -49.59) (end -3.87 1.33) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start -3.87 1.33) (end -1.27 1.33) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start -1.27 1.33) (end -1.27 -1.27) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start -1.27 -1.27) (end 1.33 -1.27) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start 1.33 0) (end 1.33 1.33) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start 1.33 1.33) (end 0.06 1.33) (layer B.SilkS) (width 0.12))
|
|
(fp_line (start -4.35 1.8) (end -4.35 -50.05) (layer B.CrtYd) (width 0.05))
|
|
(fp_line (start -4.35 -50.05) (end 1.8 -50.05) (layer B.CrtYd) (width 0.05))
|
|
(fp_line (start 1.8 -50.05) (end 1.8 1.8) (layer B.CrtYd) (width 0.05))
|
|
(fp_line (start 1.8 1.8) (end -4.35 1.8) (layer B.CrtYd) (width 0.05))
|
|
(fp_text user %R (at -1.27 2.33 270) (layer B.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
|
|
)
|
|
(pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 1 +3V3))
|
|
(pad 2 thru_hole oval (at -2.54 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 2 +5V))
|
|
(pad 3 thru_hole oval (at 0 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 9 "/GPIO2(SDA1)"))
|
|
(pad 4 thru_hole oval (at -2.54 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 2 +5V))
|
|
(pad 5 thru_hole oval (at 0 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 10 "/GPIO3(SCL1)"))
|
|
(pad 6 thru_hole oval (at -2.54 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 7 thru_hole oval (at 0 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 11 "/GPIO4(GCLK)"))
|
|
(pad 8 thru_hole oval (at -2.54 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 12 "/GPIO14(TXD0)"))
|
|
(pad 9 thru_hole oval (at 0 -10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 10 thru_hole oval (at -2.54 -10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 13 "/GPIO15(RXD0)"))
|
|
(pad 11 thru_hole oval (at 0 -12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 14 "/GPIO17(GEN0)"))
|
|
(pad 12 thru_hole oval (at -2.54 -12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 20 "/GPIO18(GEN1)(PWM0)"))
|
|
(pad 13 thru_hole oval (at 0 -15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 15 "/GPIO27(GEN2)"))
|
|
(pad 14 thru_hole oval (at -2.54 -15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 15 thru_hole oval (at 0 -17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 16 "/GPIO22(GEN3)"))
|
|
(pad 16 thru_hole oval (at -2.54 -17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 17 "/GPIO23(GEN4)"))
|
|
(pad 17 thru_hole oval (at 0 -20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 1 +3V3))
|
|
(pad 18 thru_hole oval (at -2.54 -20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 18 "/GPIO24(GEN5)"))
|
|
(pad 19 thru_hole oval (at 0 -22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 21 "/GPIO10(SPI0_MOSI)"))
|
|
(pad 20 thru_hole oval (at -2.54 -22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 21 thru_hole oval (at 0 -25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 22 "/GPIO9(SPI0_MISO)"))
|
|
(pad 22 thru_hole oval (at -2.54 -25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 19 "/GPIO25(GEN6)"))
|
|
(pad 23 thru_hole oval (at 0 -27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 23 "/GPIO11(SPI0_SCK)"))
|
|
(pad 24 thru_hole oval (at -2.54 -27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 24 "/GPIO8(SPI0_CE_N)"))
|
|
(pad 25 thru_hole oval (at 0 -30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 26 thru_hole oval (at -2.54 -30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 25 "/GPIO7(SPI1_CE_N)"))
|
|
(pad 27 thru_hole oval (at 0 -33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 4 /ID_SD))
|
|
(pad 28 thru_hole oval (at -2.54 -33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 5 /ID_SC))
|
|
(pad 29 thru_hole oval (at 0 -35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 6 /GPIO5))
|
|
(pad 30 thru_hole oval (at -2.54 -35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 31 thru_hole oval (at 0 -38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 7 /GPIO6))
|
|
(pad 32 thru_hole oval (at -2.54 -38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 26 "/GPIO12(PWM0)"))
|
|
(pad 33 thru_hole oval (at 0 -40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 27 "/GPIO13(PWM1)"))
|
|
(pad 34 thru_hole oval (at -2.54 -40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 35 thru_hole oval (at 0 -43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 28 "/GPIO19(SPI1_MISO)"))
|
|
(pad 36 thru_hole oval (at -2.54 -43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 29 /GPIO16))
|
|
(pad 37 thru_hole oval (at 0 -45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 8 /GPIO26))
|
|
(pad 38 thru_hole oval (at -2.54 -45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 30 "/GPIO20(SPI1_MOSI)"))
|
|
(pad 39 thru_hole oval (at 0 -48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 3 GND))
|
|
(pad 40 thru_hole oval (at -2.54 -48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
|
|
(net 31 "/GPIO21(SPI1_SCK)"))
|
|
(model ${KISYS3DMOD}/Socket_Strips.3dshapes/Socket_Strip_Straight_2x20_Pitch2.54mm.wrl
|
|
(at (xyz -0.05 -0.95 0))
|
|
(scale (xyz 1 1 1))
|
|
(rotate (xyz 0 0 270))
|
|
)
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC00) (tstamp 580CBA7A)
|
|
(at 203.5 97.5 180)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /5834FB2E)
|
|
(fp_text reference MK1 (at 0 -3.50012 180) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC0B) (tstamp 580CBAAE)
|
|
(at 261.5 97.5 180)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /5834FC19)
|
|
(fp_text reference MK2 (at 0 -3.50012 180) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC1C) (tstamp 580CBAC8)
|
|
(at 203.5 146.5)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /5834FBEF)
|
|
(fp_text reference MK3 (at 0 -3.50012) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC15) (tstamp 580CBAD7)
|
|
(at 261.5 146.5)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /5834FC4F)
|
|
(fp_text reference MK4 (at 0 -3.50012) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(gr_line (start 244 146) (end 244 131) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 246 131) (end 246 146) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 245 131) (end 244 131) (angle 180) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 245 146) (end 246 146) (angle 180) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 200.5 131) (end 200 131) (angle 89.9) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 204.5 130) (end 205 130) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 200.5 113) (end 200.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 204.5 114) (end 204.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200 113) (end 200 131) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 200 97) (end 200 113) (layer Edge.Cuts) (width 0.1))
|
|
(gr_text DISPLAY (at 202.5 122 90) (layer Dwgs.User) (tstamp 580CBBFF)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(gr_text CAMERA (at 245 139 90) (layer Dwgs.User)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(gr_text RJ45 (at 276.2 139.84) (layer Dwgs.User) (tstamp 580CBBEB)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_text USB (at 277.724 121.552) (layer Dwgs.User) (tstamp 580CBBE9)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_text USB (at 278.232 102.248) (layer Dwgs.User)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_arc (start 262 97) (end 262 94) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 262 147) (end 265 147) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 203 147) (end 203 150) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 203 97) (end 200 97) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 114.45) (end 287 114.45) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 262 94) (end 203 94) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 127.55) (end 269.9 114.45) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 127.55) (end 269.9 127.55) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 114.45) (end 287 127.55) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 204.5 130.5) (end 200.5 130.5) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 205 114) (end 205 130) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200.5 113.5) (end 204.5 113.5) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 266 147.675) (end 266 131.825) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 147.675) (end 266 147.675) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 131.825) (end 287 147.675) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 266 131.825) (end 287 131.825) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 265 147) (end 265 97) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 203 150) (end 262 150) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200 131) (end 200 147) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 109.455925) (end 269.9 96.355925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 109.455925) (end 269.9 109.455925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 96.355925) (end 287 109.455925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 269.9 96.355925) (end 287 96.355925) (layer Dwgs.User) (width 0.1))
|
|
(gr_text "RASPBERRY-PI 40-PIN ADDON BOARD\nVIEW FROM TOP\nNOTE: P1 SHOULD BE FITTED ON THE REVERSE OF THE BOARD\n\nADD EDGE CUTS FROM CAMERA AND DISPLAY PORTS AS REQUIRED" (at 200 160.16) (layer Dwgs.User)
|
|
(effects (font (size 2 1.7) (thickness 0.12)) (justify left))
|
|
)
|
|
|
|
)
|