411 lines
17 KiB
Plaintext
411 lines
17 KiB
Plaintext
(kicad_pcb (version 20160815) (host pcbnew no-vcs-found-undefined)
|
|
|
|
(general
|
|
(links 10)
|
|
(no_connects 10)
|
|
(area 199.949999 93.949999 265.050001 150.050001)
|
|
(thickness 1.6)
|
|
(drawings 39)
|
|
(tracks 0)
|
|
(zones 0)
|
|
(modules 5)
|
|
(nets 35)
|
|
)
|
|
|
|
(page A3)
|
|
(title_block
|
|
(date "15 nov 2012")
|
|
)
|
|
|
|
(layers
|
|
(0 F.Cu signal)
|
|
(31 B.Cu signal)
|
|
(32 B.Adhes user)
|
|
(33 F.Adhes user)
|
|
(34 B.Paste user)
|
|
(35 F.Paste user)
|
|
(36 B.SilkS user)
|
|
(37 F.SilkS user)
|
|
(38 B.Mask user)
|
|
(39 F.Mask user)
|
|
(40 Dwgs.User user)
|
|
(41 Cmts.User user)
|
|
(42 Eco1.User user)
|
|
(43 Eco2.User user)
|
|
(44 Edge.Cuts user)
|
|
)
|
|
|
|
(setup
|
|
(last_trace_width 0.2)
|
|
(trace_clearance 0.2)
|
|
(zone_clearance 0.508)
|
|
(zone_45_only no)
|
|
(trace_min 0.1524)
|
|
(segment_width 0.1)
|
|
(edge_width 0.1)
|
|
(via_size 0.9)
|
|
(via_drill 0.6)
|
|
(via_min_size 0.8)
|
|
(via_min_drill 0.5)
|
|
(uvia_size 0.5)
|
|
(uvia_drill 0.1)
|
|
(uvias_allowed no)
|
|
(uvia_min_size 0.5)
|
|
(uvia_min_drill 0.1)
|
|
(pcb_text_width 0.3)
|
|
(pcb_text_size 1 1)
|
|
(mod_edge_width 0.15)
|
|
(mod_text_size 1 1)
|
|
(mod_text_width 0.15)
|
|
(pad_size 2.5 2.5)
|
|
(pad_drill 2.5)
|
|
(pad_to_mask_clearance 0)
|
|
(aux_axis_origin 200 150)
|
|
(grid_origin 200 150)
|
|
(visible_elements 7FFFFFFF)
|
|
(pcbplotparams
|
|
(layerselection 0x00030_80000001)
|
|
(usegerberextensions true)
|
|
(excludeedgelayer true)
|
|
(linewidth 0.150000)
|
|
(plotframeref false)
|
|
(viasonmask false)
|
|
(mode 1)
|
|
(useauxorigin false)
|
|
(hpglpennumber 1)
|
|
(hpglpenspeed 20)
|
|
(hpglpendiameter 15)
|
|
(psnegative false)
|
|
(psa4output false)
|
|
(plotreference true)
|
|
(plotvalue true)
|
|
(plotinvisibletext false)
|
|
(padsonsilk false)
|
|
(subtractmaskfromsilk false)
|
|
(outputformat 1)
|
|
(mirror false)
|
|
(drillshape 1)
|
|
(scaleselection 1)
|
|
(outputdirectory ""))
|
|
)
|
|
|
|
(net 0 "")
|
|
(net 1 "Net-(MH1-Pad1)")
|
|
(net 2 "Net-(MH2-Pad1)")
|
|
(net 3 "Net-(MH3-Pad1)")
|
|
(net 4 "Net-(MH4-Pad1)")
|
|
(net 5 +3V3)
|
|
(net 6 +5V)
|
|
(net 7 GND)
|
|
(net 8 /ID_SD)
|
|
(net 9 /ID_SC)
|
|
(net 10 /GPIO5)
|
|
(net 11 /GPIO6)
|
|
(net 12 /GPIO12)
|
|
(net 13 /GPIO13)
|
|
(net 14 /GPIO19)
|
|
(net 15 /GPIO20)
|
|
(net 16 /GPIO26)
|
|
(net 17 /GPIO21)
|
|
(net 18 "/GPIO2(SDA1)")
|
|
(net 19 "/GPIO3(SCL1)")
|
|
(net 20 "/GPIO4(GCLK)")
|
|
(net 21 "/GPIO14(TXD0)")
|
|
(net 22 "/GPIO15(RXD0)")
|
|
(net 23 "/GPIO17(GEN0)")
|
|
(net 24 "/GPIO18(GEN1)")
|
|
(net 25 "/GPIO27(GEN2)")
|
|
(net 26 "/GPIO22(GEN3)")
|
|
(net 27 "/GPIO23(GEN4)")
|
|
(net 28 "/GPIO24(GEN5)")
|
|
(net 29 "/GPIO10(SPI_MOSI)")
|
|
(net 30 "/GPIO9(SPI_MISO)")
|
|
(net 31 "/GPIO25(GEN6)")
|
|
(net 32 "/GPIO11(SPI_CLK)")
|
|
(net 33 "/GPIO8(SPI_CE0_N)")
|
|
(net 34 "/GPIO7(SPI_CE1_N)")
|
|
|
|
(net_class Default "This is the default net class."
|
|
(clearance 0.2)
|
|
(trace_width 0.2)
|
|
(via_dia 0.9)
|
|
(via_drill 0.6)
|
|
(uvia_dia 0.5)
|
|
(uvia_drill 0.1)
|
|
(diff_pair_gap 0.25)
|
|
(diff_pair_width 0.2)
|
|
(add_net +3V3)
|
|
(add_net +5V)
|
|
(add_net "/GPIO10(SPI_MOSI)")
|
|
(add_net "/GPIO11(SPI_CLK)")
|
|
(add_net /GPIO12)
|
|
(add_net /GPIO13)
|
|
(add_net "/GPIO14(TXD0)")
|
|
(add_net "/GPIO15(RXD0)")
|
|
(add_net "/GPIO17(GEN0)")
|
|
(add_net "/GPIO18(GEN1)")
|
|
(add_net /GPIO19)
|
|
(add_net "/GPIO2(SDA1)")
|
|
(add_net /GPIO20)
|
|
(add_net /GPIO21)
|
|
(add_net "/GPIO22(GEN3)")
|
|
(add_net "/GPIO23(GEN4)")
|
|
(add_net "/GPIO24(GEN5)")
|
|
(add_net "/GPIO25(GEN6)")
|
|
(add_net /GPIO26)
|
|
(add_net "/GPIO27(GEN2)")
|
|
(add_net "/GPIO3(SCL1)")
|
|
(add_net "/GPIO4(GCLK)")
|
|
(add_net /GPIO5)
|
|
(add_net /GPIO6)
|
|
(add_net "/GPIO7(SPI_CE1_N)")
|
|
(add_net "/GPIO8(SPI_CE0_N)")
|
|
(add_net "/GPIO9(SPI_MISO)")
|
|
(add_net /ID_SC)
|
|
(add_net /ID_SD)
|
|
(add_net GND)
|
|
(add_net "Net-(MH1-Pad1)")
|
|
(add_net "Net-(MH2-Pad1)")
|
|
(add_net "Net-(MH3-Pad1)")
|
|
(add_net "Net-(MH4-Pad1)")
|
|
)
|
|
|
|
(net_class Power ""
|
|
(clearance 0.2)
|
|
(trace_width 0.5)
|
|
(via_dia 1)
|
|
(via_drill 0.7)
|
|
(uvia_dia 0.5)
|
|
(uvia_drill 0.1)
|
|
(diff_pair_gap 0.25)
|
|
(diff_pair_width 0.2)
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 580C1F55) (tstamp 580CBA7A)
|
|
(at 203.5 97.5 180)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /580C2C2C)
|
|
(fp_text reference MH1 (at 0 -3.50012 180) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(net 1 "Net-(MH1-Pad1)") (solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 580C1F52) (tstamp 580CBAAE)
|
|
(at 261.5 97.5 180)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /580C2C7C)
|
|
(fp_text reference MH2 (at 0 -3.50012 180) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(net 2 "Net-(MH2-Pad1)") (solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 580C1F62) (tstamp 580CBAC8)
|
|
(at 203.5 146.5)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /580C2C45)
|
|
(fp_text reference MH3 (at 0 -3.50012) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(net 3 "Net-(MH3-Pad1)") (solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(module Socket_Strips:Socket_Strip_Straight_2x20 (layer F.Cu) (tedit 580C0D63) (tstamp 580C7F66)
|
|
(at 208.37 96.23)
|
|
(descr "Through hole socket strip")
|
|
(tags "socket strip")
|
|
(path /580C18BB)
|
|
(fp_text reference P1 (at 0 5.002) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value CONN_02X20 (at 0 -3.1) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_line (start -1.75 -1.75) (end -1.75 4.3) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 50.05 -1.75) (end 50.05 4.3) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -1.75 -1.75) (end 50.05 -1.75) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -1.75 4.3) (end 50.05 4.3) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 49.53 3.81) (end -1.27 3.81) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start 1.27 -1.27) (end 49.53 -1.27) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start 49.53 3.81) (end 49.53 -1.27) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start -1.27 3.81) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start 0 -1.55) (end -1.55 -1.55) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
|
|
(fp_line (start -1.55 -1.55) (end -1.55 0) (layer F.SilkS) (width 0.15))
|
|
(pad 1 thru_hole rect (at 0 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 5 +3V3))
|
|
(pad 2 thru_hole oval (at 0 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 6 +5V))
|
|
(pad 3 thru_hole oval (at 2.54 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 18 "/GPIO2(SDA1)"))
|
|
(pad 4 thru_hole oval (at 2.54 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 6 +5V))
|
|
(pad 5 thru_hole oval (at 5.08 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 19 "/GPIO3(SCL1)"))
|
|
(pad 6 thru_hole oval (at 5.08 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 7 thru_hole oval (at 7.62 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 20 "/GPIO4(GCLK)"))
|
|
(pad 8 thru_hole oval (at 7.62 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 21 "/GPIO14(TXD0)"))
|
|
(pad 9 thru_hole oval (at 10.16 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 10 thru_hole oval (at 10.16 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 22 "/GPIO15(RXD0)"))
|
|
(pad 11 thru_hole oval (at 12.7 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 23 "/GPIO17(GEN0)"))
|
|
(pad 12 thru_hole oval (at 12.7 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 24 "/GPIO18(GEN1)"))
|
|
(pad 13 thru_hole oval (at 15.24 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 25 "/GPIO27(GEN2)"))
|
|
(pad 14 thru_hole oval (at 15.24 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 15 thru_hole oval (at 17.78 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 26 "/GPIO22(GEN3)"))
|
|
(pad 16 thru_hole oval (at 17.78 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 27 "/GPIO23(GEN4)"))
|
|
(pad 17 thru_hole oval (at 20.32 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 5 +3V3))
|
|
(pad 18 thru_hole oval (at 20.32 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 28 "/GPIO24(GEN5)"))
|
|
(pad 19 thru_hole oval (at 22.86 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 29 "/GPIO10(SPI_MOSI)"))
|
|
(pad 20 thru_hole oval (at 22.86 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 21 thru_hole oval (at 25.4 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 30 "/GPIO9(SPI_MISO)"))
|
|
(pad 22 thru_hole oval (at 25.4 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 31 "/GPIO25(GEN6)"))
|
|
(pad 23 thru_hole oval (at 27.94 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 32 "/GPIO11(SPI_CLK)"))
|
|
(pad 24 thru_hole oval (at 27.94 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 33 "/GPIO8(SPI_CE0_N)"))
|
|
(pad 25 thru_hole oval (at 30.48 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 26 thru_hole oval (at 30.48 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 34 "/GPIO7(SPI_CE1_N)"))
|
|
(pad 27 thru_hole oval (at 33.02 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 8 /ID_SD))
|
|
(pad 28 thru_hole oval (at 33.02 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 9 /ID_SC))
|
|
(pad 29 thru_hole oval (at 35.56 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 10 /GPIO5))
|
|
(pad 30 thru_hole oval (at 35.56 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 31 thru_hole oval (at 38.1 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 11 /GPIO6))
|
|
(pad 32 thru_hole oval (at 38.1 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 12 /GPIO12))
|
|
(pad 33 thru_hole oval (at 40.64 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 13 /GPIO13))
|
|
(pad 34 thru_hole oval (at 40.64 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 35 thru_hole oval (at 43.18 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 14 /GPIO19))
|
|
(pad 36 thru_hole oval (at 43.18 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 15 /GPIO20))
|
|
(pad 37 thru_hole oval (at 45.72 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 16 /GPIO26))
|
|
(pad 38 thru_hole oval (at 45.72 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 17 /GPIO21))
|
|
(pad 39 thru_hole oval (at 48.26 0) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(pad 40 thru_hole oval (at 48.26 2.54) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
|
|
(net 7 GND))
|
|
(model Socket_Strips.3dshapes/Socket_Strip_Straight_2x20.wrl
|
|
(at (xyz 0.95 -0.05 0))
|
|
(scale (xyz 1 1 1))
|
|
(rotate (xyz 0 0 180))
|
|
)
|
|
)
|
|
|
|
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 580C1F72) (tstamp 580CBAD7)
|
|
(at 261.5 146.5)
|
|
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
|
|
(path /580C2CAA)
|
|
(fp_text reference MH4 (at 0 -3.50012) (layer F.SilkS)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
|
|
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
|
|
(net 4 "Net-(MH4-Pad1)") (solder_mask_margin 1.25) (clearance 1.35))
|
|
)
|
|
|
|
(gr_line (start 244 146) (end 244 131) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 246 131) (end 246 146) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 245 131) (end 244 131) (angle 180) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 245 146) (end 246 146) (angle 180) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 200.5 131) (end 200 131) (angle 89.9) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 204.5 130) (end 205 130) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 200.5 113) (end 200.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 204.5 114) (end 204.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200 113) (end 200 131) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 200 97) (end 200 113) (layer Edge.Cuts) (width 0.1))
|
|
(gr_text DISPLAY (at 202.5 122 90) (layer Dwgs.User) (tstamp 580CBBFF)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(gr_text CAMERA (at 245 139 90) (layer Dwgs.User)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(gr_text RJ45 (at 276.2 139.84) (layer Dwgs.User) (tstamp 580CBBEB)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_text USB (at 277.724 121.552) (layer Dwgs.User) (tstamp 580CBBE9)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_text USB (at 278.232 102.248) (layer Dwgs.User)
|
|
(effects (font (size 2 2) (thickness 0.15)))
|
|
)
|
|
(gr_arc (start 262 97) (end 262 94) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 262 147) (end 265 147) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 203 147) (end 203 150) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_arc (start 203 97) (end 200 97) (angle 90) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 114.45) (end 287 114.45) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 262 94) (end 203 94) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 127.55) (end 269.9 114.45) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 127.55) (end 269.9 127.55) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 114.45) (end 287 127.55) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 204.5 130.5) (end 200.5 130.5) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 205 114) (end 205 130) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200.5 113.5) (end 204.5 113.5) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 266 147.675) (end 266 131.825) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 147.675) (end 266 147.675) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 131.825) (end 287 147.675) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 266 131.825) (end 287 131.825) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 265 147) (end 265 97) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 203 150) (end 262 150) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 200 131) (end 200 147) (layer Edge.Cuts) (width 0.1))
|
|
(gr_line (start 269.9 109.455925) (end 269.9 96.355925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 109.455925) (end 269.9 109.455925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 287 96.355925) (end 287 109.455925) (layer Dwgs.User) (width 0.1))
|
|
(gr_line (start 269.9 96.355925) (end 287 96.355925) (layer Dwgs.User) (width 0.1))
|
|
(gr_text "RASPBERRY-PI 40-PIN ADDON BOARD\nVIEW FROM TOP\nNOTE: P1 SHOULD BE FITTED ON THE REVERSE OF THE BOARD\n\nADD EDGE CUTS FROM CAMERA AND DISIPLAY PORTS AS REQUIRED" (at 200 160.16) (layer Dwgs.User)
|
|
(effects (font (size 2 1.7) (thickness 0.12)) (justify left))
|
|
)
|
|
|
|
)
|