Added WizNet W5100 symbol
This commit is contained in:
parent
6fc78799d0
commit
f136ef26c5
8
library/wiznet.dcm
Normal file
8
library/wiznet.dcm
Normal file
|
@ -0,0 +1,8 @@
|
|||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
$CMP W5100
|
||||
D WizNEt W5100 hardware TCP/IP stack
|
||||
K WizNet networking
|
||||
$ENDCMP
|
||||
#
|
||||
#End Doc Library
|
84
library/wiznet.lib
Normal file
84
library/wiznet.lib
Normal file
|
@ -0,0 +1,84 @@
|
|||
EESchema-LIBRARY Version 2.3
|
||||
#encoding utf-8
|
||||
#
|
||||
# W5100
|
||||
#
|
||||
DEF W5100 U 0 40 Y Y 1 F N
|
||||
F0 "U" -850 1550 60 H V C CNN
|
||||
F1 "W5100" -750 -1450 60 H V C CNN
|
||||
F2 "" 400 0 60 H V C CNN
|
||||
F3 "" 400 0 60 H V C CNN
|
||||
$FPLIST
|
||||
LQFP80
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S 900 -1400 -900 1500 0 1 0 N
|
||||
X RSET_BG 1 -1100 800 200 R 50 50 1 1 O
|
||||
X VCC3V3A 2 200 1700 200 D 50 50 1 1 W
|
||||
X GNDA 4 -100 -1600 200 U 50 50 1 1 P
|
||||
X RXIP 5 -1100 1400 200 R 50 50 1 1 I
|
||||
X RXIN 6 -1100 1300 200 R 50 50 1 1 I
|
||||
X VCC1V8A 7 -300 1700 200 D 50 50 1 1 W
|
||||
X TXOP 8 -1100 1100 200 R 50 50 1 1 O
|
||||
X TXON 9 -1100 1000 200 R 50 50 1 1 O
|
||||
X GNDA 10 -200 -1600 200 U 50 50 1 1 P
|
||||
X DATA6 20 1100 -800 200 L 50 50 1 1 B
|
||||
X SCLK 30 -1100 -600 200 R 50 50 1 1 I
|
||||
X ADDR12 40 1100 200 200 L 50 50 1 1 I
|
||||
X ADDR4 50 1100 1000 200 L 50 50 1 1 I
|
||||
X V18 11 -600 1700 200 D 50 50 1 1 w
|
||||
X DATA5 21 1100 -700 200 L 50 50 1 1 B
|
||||
X SEN 31 -1100 -1000 200 R 50 50 1 1 I
|
||||
X ADDR11 41 1100 300 200 L 50 50 1 1 I
|
||||
X ADDR3 51 1100 1100 200 L 50 50 1 1 I
|
||||
X VCC3V3D 12 500 1700 200 D 50 50 1 1 W
|
||||
X DATA4 22 1100 -600 200 L 50 50 1 1 B
|
||||
X GNDD 32 200 -1600 200 U 50 50 1 1 P
|
||||
X ADDR10 42 1100 400 200 L 50 50 1 1 I
|
||||
X ADDR2 52 1100 1200 200 L 50 50 1 1 I
|
||||
X GNDD 13 500 -1600 200 U 50 50 1 1 P
|
||||
X DATA3 23 1100 -500 200 L 50 50 1 1 B
|
||||
X VCC1V8D 33 -100 1700 200 D 50 50 1 1 W
|
||||
X GNDD 43 100 -1600 200 U 50 50 1 1 P
|
||||
X ADDR1 53 1100 1300 200 L 50 50 1 1 I
|
||||
X OPMODE0 63 -1100 700 200 R 50 50 1 1 I
|
||||
X GNDD 14 400 -1600 200 U 50 50 1 1 P
|
||||
X DATA2 24 1100 -400 200 L 50 50 1 1 B
|
||||
X TEST_MODE3 34 -1100 -200 200 R 50 50 1 1 I
|
||||
X VCC3V3D 44 300 1700 200 D 50 50 1 1 W
|
||||
X ADDR0 54 1100 1400 200 L 50 50 1 1 I
|
||||
X OPMODE1 64 -1100 600 200 R 50 50 1 1 I
|
||||
X VCC1V8A 74 -400 1700 200 D 50 50 1 1 W
|
||||
X VCC1V8D 15 100 1700 200 D 50 50 1 1 W
|
||||
X DATA1 25 1100 -300 200 L 50 50 1 1 B
|
||||
X TEST_MODE2 35 -1100 -100 200 R 50 50 1 1 I
|
||||
X ADDR9 45 1100 500 200 L 50 50 1 1 I
|
||||
X CS 55 1100 -1100 200 L 50 50 1 1 I I
|
||||
X OPMODE2 65 -1100 500 200 R 50 50 1 1 O
|
||||
X VCC1V8D 16 0 1700 200 D 50 50 1 1 W
|
||||
X DATA0 26 1100 -200 200 L 50 50 1 1 B
|
||||
X TEST_MODE1 36 -1100 0 200 R 50 50 1 1 I
|
||||
X ADDR8 46 1100 600 200 L 50 50 1 1 I
|
||||
X INT 56 -1100 -1300 200 R 50 50 1 1 O I
|
||||
X GNDD 17 300 -1600 200 U 50 50 1 1 P
|
||||
X MISO 27 -1100 -900 200 R 50 50 1 1 I
|
||||
X TEST_MODE0 37 -1100 100 200 R 50 50 1 1 I
|
||||
X ADDR7 47 1100 700 200 L 50 50 1 1 I
|
||||
X WR 57 1100 -1200 200 L 50 50 1 1 I I
|
||||
X GNDA 77 -300 -1600 200 U 50 50 1 1 P
|
||||
X VCC3V3D 18 400 1700 200 D 50 50 1 1 W
|
||||
X MOSI 28 -1100 -800 200 R 50 50 1 1 I
|
||||
X ADDR14 38 1100 0 200 L 50 50 1 1 I
|
||||
X ADDR6 48 1100 800 200 L 50 50 1 1 I
|
||||
X RD 58 1100 -1300 200 L 50 50 1 1 I I
|
||||
X GNDD 68 0 -1600 200 U 50 50 1 1 P
|
||||
X DATA7 19 1100 -900 200 L 50 50 1 1 B
|
||||
X SCS 29 -1100 -700 200 R 50 50 1 1 I I
|
||||
X ADDR13 39 1100 100 200 L 50 50 1 1 I
|
||||
X ADDR5 49 1100 900 200 L 50 50 1 1 I
|
||||
X RESET 59 -1100 -1200 200 R 50 50 1 1 I I
|
||||
X VCC1V8D 69 -200 1700 200 D 50 50 1 1 W
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
Loading…
Reference in a new issue