Update actel.lib to match Library Convention
* Pins had been aligned to 100mils grid * Text changed to 50mils height
This commit is contained in:
parent
4d0dc971d4
commit
ccef1a8363
|
@ -18,6 +18,21 @@ K ProASIC3 ACTEL FLASH
|
|||
F http://www.microsemi.com/document-portal/doc_download/130704-proasic3-flash-family-fpgas-datasheet
|
||||
$ENDCMP
|
||||
#
|
||||
$CMP ACT1020PL44
|
||||
D ACT1020-PL44, Actel ACT1 FPGA, PLCC-44
|
||||
K Actel FPGA
|
||||
$ENDCMP
|
||||
#
|
||||
$CMP ACT1020PL68
|
||||
D ACT1020-PL68, Actel ACT1 FPGA, PLCC-68
|
||||
K Actel FPGA
|
||||
$ENDCMP
|
||||
#
|
||||
$CMP ACT1225PL84
|
||||
D ACT1225-PL84, Actel ACT1 FPGA, PLCC-84
|
||||
K Actel FPGA
|
||||
$ENDCMP
|
||||
#
|
||||
$CMP ACTEL-JTAG-10
|
||||
D ACTEL FLASH PRO 3/4, JTAG, IDC10 Male Connector
|
||||
K JTAG IDC10 Male Connector
|
||||
|
|
1832
library/actel.lib
1832
library/actel.lib
File diff suppressed because it is too large
Load diff
Loading…
Reference in a new issue