16F1459 DIP/SOIC Pin correction
Corrected Pin assignment for the DIP and SOIC variants of PIC16F1459, RB7/TX.
This commit is contained in:
parent
a2bd403d78
commit
9b664ba078
|
@ -180,9 +180,9 @@ X RA3/T1G/~SS~/~MCLR~/Vpp 4 -2000 0 150 R 50 50 1 1 I
|
|||
X PWM1/CWG1A/T0CKI/RC5 5 2000 -300 150 L 50 50 1 1 B
|
||||
X CWG1B/C1OUT/C2OUT/RC4 6 2000 -200 150 L 50 50 1 1 B
|
||||
X CLKR/C1IN3-/C2IN3-/DACOUT2/AN7/RC3 7 2000 -100 150 L 50 50 1 1 B
|
||||
X RB7/TX/CK 7 -2000 -700 150 R 50 50 1 1 B
|
||||
X ~SS~/PWM2/AN8/RC6 8 2000 -400 150 L 50 50 1 1 B
|
||||
X SDO/AN9/RC7 9 2000 -500 150 L 50 50 1 1 B
|
||||
X RB7/TX/CK 10 -2000 -700 150 R 50 50 1 1 B
|
||||
X VSS 20 0 -1000 150 U 50 50 1 1 W
|
||||
X RB6/SCL/SCK 11 -2000 -600 150 R 50 50 1 1 B
|
||||
X RB5/AN11/RX/DX 12 -2000 -500 150 R 50 50 1 1 B
|
||||
|
|
Loading…
Reference in a new issue