From 94b6798b9a0e06cfe08c5839311b8930a97375b1 Mon Sep 17 00:00:00 2001 From: Michael Welling Date: Fri, 24 Jun 2016 19:21:01 -0500 Subject: [PATCH] Add minnowboard lowspeed lure template This is a lure template of the Minnowboard MAX/Turbot lowspeed expansion header. Signed-off-by: Michael Welling --- template/CMakeLists.txt | 1 + template/minnowboard-ls-lure/fp-lib-table | 3 + template/minnowboard-ls-lure/meta/brd.png | Bin 0 -> 13124 bytes template/minnowboard-ls-lure/meta/icon.png | Bin 0 -> 3817 bytes template/minnowboard-ls-lure/meta/info.html | 24 ++ .../minnowboard-ls-lure-cache.lib | 118 +++++++ .../minnowboard-ls-lure.kicad_pcb | 317 ++++++++++++++++++ .../minnowboard-ls-lure.net | 116 +++++++ .../Mount.kicad_mod | 11 + .../minnowboard-ls-lure.pro | 60 ++++ .../minnowboard-ls-lure.sch | 205 +++++++++++ 11 files changed, 855 insertions(+) create mode 100644 template/minnowboard-ls-lure/fp-lib-table create mode 100644 template/minnowboard-ls-lure/meta/brd.png create mode 100644 template/minnowboard-ls-lure/meta/icon.png create mode 100644 template/minnowboard-ls-lure/meta/info.html create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure-cache.lib create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure.kicad_pcb create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure.net create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure.pretty/Mount.kicad_mod create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure.pro create mode 100644 template/minnowboard-ls-lure/minnowboard-ls-lure.sch diff --git a/template/CMakeLists.txt b/template/CMakeLists.txt index 2d05d745..6c810663 100644 --- a/template/CMakeLists.txt +++ b/template/CMakeLists.txt @@ -13,6 +13,7 @@ set( template_lst ti-stellaris-boosterpack40 ti-stellaris-boosterpack40_min BeagleBone-Black-Cape + minnowboard-ls-lure ) diff --git a/template/minnowboard-ls-lure/fp-lib-table b/template/minnowboard-ls-lure/fp-lib-table new file mode 100644 index 00000000..a4ed75cf --- /dev/null +++ b/template/minnowboard-ls-lure/fp-lib-table @@ -0,0 +1,3 @@ +(fp_lib_table + (lib (name minnowboard-ls-lure)(type KiCad)(uri "$(KIPRJMOD)/minnowboard-ls-lure.pretty")(options "")(descr "")) +) diff --git a/template/minnowboard-ls-lure/meta/brd.png b/template/minnowboard-ls-lure/meta/brd.png new file mode 100644 index 0000000000000000000000000000000000000000..2abbf55f3fb8a2c9595a8c45dfde0ae20d76f1cf GIT binary patch literal 13124 zcmeAS@N?(olHy`uVBq!ia0y~yU_Qsdz;uLzje&vT=FiM71_lPUByV>YhW{YAVDIwD z3=9mM1s;*b3=G`DAk4@xYmNj10|R@Br>`sf12#zpW~-?Wu03O5P+;(MaSW-r_4e+; zNslacv0a$odFPDw#t%txt0Pv$trm~_;8h+hc!$+@sba6-HkN6Y>PpE~yY?5QS>|3y z_pT5ZT+YD2z~J`xxE_c;`ZG7ktBi?(q2Un^0|SG6)STk?GfwFy|38TY)*5f;mgfUG zzI^7Y*qNs17#JA3j2Rdha;B}k#lXN|a8Nd#fq@}l&i&(3AjVNi1_lPR(_r?D2Yn!w zI-2KpW|usDf(*9JFb>_lX-bd`AGobSLYCq0_8+b!G=8RT_a25;5&);#*KV1qIP1B293uu7I}kamZ{I{EWB3~PAw z$L<|`|DSY2|-HObf28M(`Ie*qz1fM-$%KQ191Hb>R+rr;w^1qY& zcXMT~-N(tUZ>?W3Fw~U1HLZL0c1_{BoSM5%|4tUYf1>ko%IeeKp6zF_c*)2R5nh>> z`6s7$^P@BS`;LqJ{+oF1WWA;0alZ?f_}b^+_s?WwSg`cdom)R53&ZAAM$CCX|Id1x zhtKyiXq;tWShL(_yH#D-oZBDecQ07?GJU)3Kikf0g_q*@-T(4EY!)L!h4|z2dxvG8 zpZc^;X|DgW6&t_-2Hoj#s8Rj z(d-Ndq;gXKyy+{p2Kl(E_w(CX9rLrz!ai*J@_mW_$@jtx4O^$AJx&*S-f#J`{@>?W ze*fOTRGmKm{7HU>hL4*+Zhqtw*niEUKfW{S@X7bh2N)P4?AsS# zcZnHn#b@=R<2yIqHa+)woypz(Mb}F2$M?sHEGs@g|I4~rj0^#@KN@#^ZlAUN+{5Q5 z?Z3~=xBov!I~5f9()Px?Eta2A4#`_NrS{YF7{$|;KhNJjVf*rL9lVsdW^&G~Zd!G0 zp17d;b^cc`f4`snWwRmS+4Ja6(b8)c&n0&kJ@b+T`FXKL@$)C;;E*%E+Fg7q zW~ZLHUVU$I=hh3F$JWnqU6}j(?i78{d!4s;;ORL^|6m@EMM|BPrjFa7ZgXvUB=~p zRqFN-2dt0jd~WgF_y3Gv3e9^a*S|9nW?+aA1_grK+1U9L)t_Jf|0>pU^FB#P*c_dC zGw-^^bbHTvKTp(L_G4hkSPu!t)EcQ1bDp2+o&RUqOt^Q&RIgd|&!6KhcdoAXll4nR zh8uO2W_50bd52Qx9{coC&D-zS$I104?{hLR^vv&_Z@Q7ByyI z(7N^M$Iorr8{(E_g_rF<_Oob_O}s_@yg9|!!~Xm!{=951D34!B`*TLCYHsWYx%07> zyX#%ED}?-G*H-;eD(o=Iwr5~C@MC7KVd(Bn)tB}4c$&@0^YAcQk#ixYc=y2b>c&Kk_l`pZB=tf7eax<+W3OuBc^T&^Y@; z^61aQcm6MEHeEAS!v1HhE;GY{A2)wQ7A{+1U(d(y|L?V?diJk|#@CbYd-5|JkU9lQ zcc0zo|H=LnvhVZB_eh~$9*1g+(XNP_d}zP}z;hum3J zbnJZ5`ZJX>p{d7{yZ-*0Q20sq-(T0Yub=O)Q~Wf?ih54CD{oD;je1;D zZN%%prQHAhkDq^QqZAkzUTdB`c79Kn^|`6O@vgJ>F@0UPI=%98?43$Bh6j6>?)>_3 zv-P>R1;=-8`kg&Te){?H7{k-Q=dGK=$gpAErJO%KkNz~O|NY>y$5t|Xk3vtaJSf>6 zJAdr_j8(C*y)VU=E?e-UqlSUOZc*9#l0P}C%B=UjY5I0&-iDp}EL}#RoOJBG&3RA> zE9cJ2z)&MqKIe8KsHSJo(LASFEZ2-#WiHDKPy59Ru4m4Mygl{K{y3=h0B(VZq%ZsP z^Re(&Mg|5EP)j0U&dkH$HVIVr*+x)H!vR!fH=Nf!r}=d4#i`QMcOSd?4_>29o;*1^ z9a{WY$_2mqzAT%Wf#LcuyG5_xw2PtE(;DZ_JhlW?@8D*P#{ZImwK&k=|=$aAsh zQ$D@J*39benEaak>z7)W>o@rs7#h}H&)QGQq;4zYFF)HauFFzsrn)p;+}A z{Ls9}ha3MtnRlx7uaY_le4qCHe#-t6q9ne0}!TMiz$m=`Tez&V^JJhE{2OReNi}#E>!jF!gMc|J zKRjCXCE%6stwI)t3ucckkIu}#W)Zv;X2zPrusMtj371>l8XtgG0oay?hk z^Y+8=hhT1lgPisuwmYzWHt$nb0HNdA$aE-$Y=XQcb>VFy#IvmSy`o^ z8~R0HpnpE~oXVE}PvoAlWzXq-ee1+qrAJSGIokd;Ty*<3zsR&hB8ChV*MH|rO_7hd zB>JmkUAYd-PcLR~P3B~{cU~$zV9v@fkI;j9-eaGsOuP&lHd}1xeU?cFRXS#|6(Sj4 zGT!qZudygj>oq=FF`2F5tB9QO0f)k6hq_l^a$aekd0dde;dak+k@R(uNG5DP7Fo!~ z(BLaB$2v>s_$1SFw>8gcKHaNzqW5&{GsP^V;ia-N(RiE6rxP zMe$jw^i?7m3=R($zQr2dn~%**+T+Q5po*(sGGT#5@WZ2_FBe{!z2z|n!-Cvn#kaN3 zX+HfM_SDF`|F6<^lkyIa#Ql&K;a;2RmXk01n_N9ZdQG9(x@_g`&r-W@u+N_3Sh(yGMo?Gw8HaM2Ff90R;akPI z;yI$}3=B6)9tJMZEYzv&+x+OvOw)5BkA0;Wt_4?|VPHNwlS_Y{7yr_GOJv;{7;=s0 z1<%=;){A6<6iReov&dg=v3$z+RSM>M<-ME#s(&{yubAwI@Kt%`|5^i($7Ywt+|*xv z4w?qRZMYAy^L#g_Y91G2*z?}@#&3Pr{-yi+UsN3r<@UL{?u=A=SFsG^fog94DH7)+ zAFr`sW;n2nyPwIoGx?-c`q7!j=kaEYIgiemX3tp}w1APJwSC)htkErnH*e;y2l*^| z>S-O@Z{2q;-BDD6mx7;Sp7}Wa_J5a{x8c~$9qW3b1;%B0_U*Af?$5y7im3>;lbZEg=|M>dSL|hGs|-!nim)v4msa`Yi#uW&@?F1uleow;qpqev(uK!cr$$1 z_dVhLei55#pthoHxUK=X-J^M~kcHvBu1!Fa4YpFu<~ZJr(PeynP2n=HMm7c!xm$8r zqdOaK-rNqYu=F;6xuIX=UEJP*RJ_jwm+kF44@#v!-epzjBUL#z$5BeL=N8)M=0raB zF&wS5Mk}o%{qv)h)@Y?QY$~nqUjFa)SAV;I``EW_ph1i^lRuvRwe8}o`?Ieah3?)Y zAH4PWvKxKA-*=j`zL;5`FMa!7oAzCX5Br*O{%rb}Yx2SP`~U72{|wg!&#@GLUjK%j z>+>TnhWEPX0v2g&oICqt6L;482O@<9Y77h}=O^?%I(xJ5Di^qC?NC@Z-@ZP^i3v0% z!^pt!Ah^5Ot8#vmg894Gr|Tvn4Q^yxJ`diiZB2M!WAbj$7z6{T4a)#-n8M~$P=^IT z6B|qSST8F&eWM=Sx`q<3&p=x=NV5W`z#RiNs2f3}7l_Fd5D)AXEW-kJ+bxz)+3pse z7xPXk{kK2T^i1B|ov|)+V(eEuukhJ;fA%_F28Ni|zdP1#mXAtURhEi6dhr}S8-qHQ zfjVw8KYC8^solw1+k5_kI(9I;{T!?<^Ib4D-JXGgVVBctNOO#V0TxQnkmj#M(vb$6 zP{(Z^6oXyeXRo2x*5(!DQlF)$q1y08C*)$fI@pkXi2 zz*qyQC&bWY{J8=&%?9To2Af7BXf%QtPzTmVbI{PwLE^tvc^Mdlj)K+#j23sJ#ob`8 zk7j>O6~B_&`}y~mzu)ce*S$FOVgKFV?+@31fARnR@ACe-b+_Nw{=VP#-}Za;z2D`@ zH4>~03>xQZ3Nq(uwH9-~n6v25iV60=cDDV`{qcOdNXq;N91ILU!L{x4?-d~x$3K1d zN|${3?tJ8@-_P!S1kKbt6h3R7sR-D*#@qkb?B2Wa&6n>!<;FYz=e>G9^K*H5&M(kdw0``)nwMPrKJ5do zg?Mh=TxuU_{r%bZgX}f`r+(JFx%1Pq9Ql7~%j^2w?N2Y}XJ-b@JaX+lr~eT!Bc$~`FzEcBoSpsKf@Ux_9Lsv2cKm!^n#MUF zvF(2*|G#%K^3mp#dbel)XWH=Y5)Z?H=To0gJ9fSc$NGu&TQAL-l%B?Xe$Ts|AJ{i+ zg{-8=Yd1ajUV77A+n@23hx%*JAJ=Diz4vmC0?(7Z&vss511;?E+4uhjYw6#g#V0I& z-mkuNzwZCb_ivZ5Gd#Ha^yZJ5*NcuEHe1KcCP2$I@~Aovo$i&d{f9>-iV2m%O(f z)P|aMcB@t0yWbuAzW>fue17<#)@jXi_rsS4E!nb9JE;Be&*xFUKRuLZ|M~T)-Gj+@ z_sBijSIM;D+w`y7j-R)aStGkFE8J}Fv7cqWNB;8LR6IU?>Hg%pY}=AIr=CpOKmYB` zd2hGwwq=OYISZQmmoL8b|Ic&Nxqt54AAkD%_MwyZ-x!6qXD845X?<(n+naH_Z!?4D zd}qpl3^fh?T_m*j^X2dF>i=(@_oIJVR==&$gM0V&(;4!rx20F}=AIA9Z8$6PTo*Fe zd^~XP&n5FE{vCbm{&xM-CHX%;F1NJ*Zye5=d;VL_`nzu#!Qrb{K1W-6ch{8a=T9zr z{&+RH?u~0gtp2j^?=AXc=kEFY(|`Hv;Kc2>@76Y+yLs(MCKJ(Y+=X1Z;KYl*9d+v2J^@43E&pcDpj`_boPra4)@-6S%vfW2-|M*)izWeUF z7yq=sZoc~C_qy8Z`G0}n{r&aF^R{dM_`Gz#{rxXy^MC*J`fKO)zxMjR zz5YLIEAE5JgWIPpZvTjUS86HG7k0DY;Qt$+-JZ|c@N`|l-0hdYfByI7mfWkl_lFPW z*+*o&aXy%L`pespw;RvPR4=o+U$@}s;HGBHX?Mt_r z&-oRbG<#e4v+vPaSznju@;7Yb+Vau({gb|8$Vz~J$`j`W=H(teZ*Ts6RpgOh?=AZG zdhjM6wmvuAJ>YJg!;Qt_dso&@n7q~Y_U65(ZWkYyTyXQyo~Q8Xe*5}UJZFyiudob1 zcPw6KmSv)N%(By!A!k1XZ=L_s8FW5HGS)^zP@YEc6VEP^|tMA-!gtUX=YOQO!ZFTx;LASRh|^x z{AYE*;mN=6+51O-;%sz1{dq61-j2sMf36>%U-`q)_q$!??~DD_@6X==C4Db&(l544 z1h22!_oiu=*V@8!HhNd>$&_5{@W*h zH10Ak_ODZ~eaG;pq)X%DmSvZk%WiMByaK=Cto#x8yZH z``hhz|KDWX3y#9PY6c1W{H#AckM6wT`xjMr>8bC-8Nci*)&Eao-%F+ z@cy^_9=sb=4!tkE&75$%XTIiJ`?7=CXJY41jC^Qxs`8xkz32b${)t=8{%7a!6W?;q ze~a603tswj@@Zdj>h|n8r}s116ua-9n5n+q`o*`hpoijXPCs7ZxBT__lfVB~e=jKb z_rm@6y=Qqv&nn-2)B9gLV>>7oo^NA6uw48FZ{Pft=VYI|_4qT-EEejIw~Rh(GWl@g zuhj*a|L&>(zjpg>-X;V4+t2mqU;F#|y5?)Yn~UG_{@?p{>-N3z`~AM%_u9tZ@bPmR zs0fdq@L%S6y8l1b@O|t2|M^?LT>k6(%aX46{eF?T zvMoCHZ{K@2@B4SZS zdt*8$|J=Awf9J7BAKrgE^|xmAk6NEUGv^=GKbrUbe*ORN<=^g?|Il5=_Hlas|KH!= zzj@31|IVHJ$KRg+zT<`6_Pxi&0U4%ij;a1zK&-Hq`(B@A~@SFu_xI<9g@oFTZjA=TE=o zzw66ySD*dXw*UUw-1o;{AKJfOoMFwqX~)l3_Mc7S^|`w4O-sG=8 z^vdq+ZMOX?F?UYwY)Dx*dyVxu2H)GS;3dx6;yLZ=KKEwm{!e-H`*-}z;4!`K|vw_3v3WSAa~8zW$9Nqx?_mpEIj>K8`t9kahfe_^w&&YO7r{|E#)c?f>iL z{N%Id8F978f0q3Y&NiNZGar=K!xO9DSup3Uvd9OmAKm=u&&AZriVyea@g(njJ-J?2 z{qOn7^>35UL>>Kkubum@^p@$nE+l|jAFSJ#TQKMBu-R^17dA)qdB4utWcI&%CqMjl zevbb?5zV!Q3fGS@e2y#B`^Uw*#rjat97eNmm+pQ05m}gbJiJVD;_r#CcOAZa=ubI& zeQ!MD?msiV8{hr@?D@ZJ%PnbM;_EhQEw1-7#MoyuY7J_#>l|HaA$jW z$K|J&JM`xpS^fEc*k4QT_xtnz{%_5HU-9SOy{D3Ap6@>P`QQJi^FgWXJgCggfst+h z>-YcPv+wGwZ)*zc4n#tcfAKAbbWloqdzNmy|d~4B{{v6XQ$6)#Q5yJ zP3iBf>^C3#d2{zo22clWb#S%R)=bd)|E|w!r;6X*eR#+8+%+?1klgIxtgNk?AUR&~ z=Tkmidr=p)?tO6B%i1l+etvqce|z(MScL~_t6!T68RtyZds?2e>MMASg3VXZlD!E2 zqdN;K_vs$qo<05jQ}7-G`%NzQgQkJk^s&A3y~@VGuz=StRGNW-LFD=OleM5>P{`&4 zjdL;8U%*=kz@x}FV2jjt)c@oB?TR#Ryzb$gyNQtjx*OuGA=q5C z9iUZk3|*gpM}Qd6eFWe=1<-v24XQ^i%X`<&K?ZlkikD@DgNo0G3GNIG3?^RSg@&Bq zVd#cOf9w!z>kgzL8^&-Hc~b&tc=(-c@XpjXXp8u2EI|81d?546;NW0jV7Q?Z3|j7( z&}0o-h`7LFKhi3_oN3?{d(h1q5kYf`ufI5T5*g$grmreX)m&;J!&k<_z~HbL9B?xd zKm*MT8t2|4EpJ3M40Y#+-FA!T_Y9{-A46M5d9J+~7RrbvjSXji)h}T)xRkZ#t^#O7 Nil?ie%Q~loCIAgU5>WsE literal 0 HcmV?d00001 diff --git a/template/minnowboard-ls-lure/meta/icon.png b/template/minnowboard-ls-lure/meta/icon.png new file mode 100644 index 0000000000000000000000000000000000000000..559cc4290a3851de8be91afb0c20e15d10add468 GIT binary patch literal 3817 zcmex=9GX20;!62L=abMnMK9K}Kdl#{WkcWEdEjn3x$E8Q_4Gje(t!iG`Wt{}Bdh zMh1{1sw^`LBNO}oTMRtRj0{Wy%mNGyjK7w-#41nh)+$?N@oInAwBKgczKzQc356XE zoiyFhq^6^3@=m+%zq8!Mw_iRN{d7xcm1E0Kv7GCdAJru9J#V4-Vx{_fWqy?^hW+)E zrA@bV8RoLxD7$HGJ8jOYcHZYdBc6#Xg)z@mJ$L=$J(3*{Tv7Tnwr9-n#RO7Lp8iLA^{kE6IM8vnR1=iiul zn){3PX5U0@6|2alUj$=z>S#$Hx^B(wYVEBhs<`I3C3|$0r>V7=GQ<4TQ_Hg1CW~BG z$ckV7c)ID$!u&;hiZ1_1SSj!{{QnUK4M7GbMrI~f7G_xFF)}eTum}n%vI-~}Itq&@ z1R5nyya@I#Gb5uttzb^h-3l#AUut@UDZOO&}3pGr*7t{tc5 z)#Ua&JzMjD!!}&{$A5;5N#&+#hgm9DZ<8wdxwNQVJK&V6%#Nv>Vr!7e}utUkb#kziHVJal@*#M7@3$^7z9}r*#v}y4IPaF6B{=ky!b&u zsc_;#5m7M}V{o7`fdXyC+xIf(=5*a^iwrrL0&uWw2lLht8CS)5wDLM>TU z{QZ|@DqB^pbG3dw=u_L$E@QBNz5McrUQu(xF7=fzUbjVH*?GUOOY}`7dG0^kYp8hR zG@nUMHs8FNZ*vO*9+{e}8qO{}d?Id6dxvkSzgURZZeCm77iXvJn>)4e-O~r9(eu{I zb!}li5$5p3Cd=-9);TT?rwXnkA5YB4*wlOdip{URPqK1;M%-yEoUfq$`s_b-8e+yxAM(8*F>ReA*W5+!ea^wU_JVJz8sJ`pm?BK0bW@e1K=*hNUV? zZoDqt@QOR@K~_wvOQo;=^yk~Qls;M6YJ5ie_wSH2=Tqk!7ED=^qUE@I*?pE9Jm=g_ zL-ZH^Q7>>EG-+G_J0P04+Czi)xRUEIGfzv9AtFZZt8oLb|%zHGxP=Mw=Zt}NZM z2ABMUnV2RkI)g5p9@h(TD<(2-R{DX?+kLII=1LQ#dFq^6ArFDe^5 zIR_Ul`T&j*Mg}%}rYjmwToAR!y4N`R2H<&t>zK_n)qD`BHkc_QmqXl}|qWeY@hNc4q2} zSJ&?-&$?mGU;6XorL(dJtk+aDzp?pN@;ZNaS@zFIHe0@&I4jHJE;-k?XYDt}cke&F zzjRzkCu7m6E**yJ9>E7KmRHSCj+i@JbVu>5)YA&?=WZ?i<+aFa){D(&A06qq(8^@p zS1y^k^3`IYBX|1RokF)=);{SObSE_~>wZOD+_}vq!751--O{{E&o)>7GMhAS-oo?) z^*L`P{`l^ErFiSWUDqqUe}4Rv*H7I$rAc{8to)SA2ES91R=+xaI^e9$<-WdD!T$_= zVXj@?A9MUZ~BJgfVVY?!Ldtrrz=8ny1$8cWm#~tg-(tn|}3s z)Q?WK`t9rH?b2fN>SPddS7JML=dd=9f8WNs-mWI&qpMa$t=%K=t>%2&v}u!Ul%>yC z%Y9zv9`NGO(db60Wd|8#iMIKJ{~W9`{8=H$eUGrxcJU)dGq?_@*WZU z%5}C3{}~p)(NuYLRc7Vlw_f+#JxwO&sO}8!`@WIwPW9eR2Wuj?uNJI{$Pa#yyY5!b z)8L+o^Izm8`}4GmuI$O#r?>q?rQnlWUK~#|79Y;EcDu1reA5b>^=Y53otvl9T0J2; zwCLW)lL1~eO{?aI+6S+>WYM;PyR1FQ@y`8yJ+|7Ofv)?02XHGWH|umCK6Xp^ud?T* z!-8^_$pMFc@5oEu^GQm)^VyQ)H3g?Pr`ZeN{bcnj+wY3ek?8^!VuxF=-Cp~(v4wA= zaIW%xri$njb491QE}Kx;mE5i0ct!tW`I?s;(i*>ZJ+sp~-oR2m*X^pIj_~{{)0#s+ zZe;&I!k{d`2&##Y>Rv`cMFvC1z{JAFi2@267sApsqrKuWhMSvZEq2yu$G4ZXh=0u7 z$FHo+^)uG&b#XvP@s_JAzVT=!ZJzyt{bQk~cUQpjHQ}Pl$_tL%2=_TAov9s>s5Lhy z@Wvwhj#KH}ANqeBx49MZ#H`)uImfXbaSW%QZG0I#jr~-L=%+U=hs*;F#W$P1>}|gB z;pcIEwgqDOcuZ%Bel8n*x}c4mvXz^QX5f6mqo$C(ggO zNn4Yb_4GTTlCtAVivB1GNlawh{jNE~^PvN)+I+2yIq0+yHI zt2-vTNJ+Un#>kqkY}_hvVzHsf!Fih+48n|}A295n#yrJP?(=_!r!rGKKB+%ZQn@YF zZ=mt9?@48+^P3N!oPrXUdCW^cJ4@#5v6z($7BMC&bzFIRuFR$A=lXXMzVa9K%YXQE zJH-~{d@AG;z|NgdR6TjA;c8Q4aEfwLGpg$DZCh6KK_t*@ zX|4=|R?)=V)2}u&@4j-W^>Vnrv%N`%@6Wr>u6DLM$1?44UwBC4(a*)N<+K8WGQRWf zP*KRbHA9nAPHlbAR1=%aTbWH1*SB5cn0`{WGUV;r+rN*$)mESQFyiAMCu4)la~B7{ zS(I>cPpsk0V_cItbu; zB+YQ@t#R)At;PaBZklS@7?{bPlh}6Sr6Jb^eS;+4Oe>*v-!%j>t3nqG6srl!wx^jd zkqRuF*TTi*sdDnk5!Gc`-bWtJt~ae0ve3-C)K#-_vH6|}rUw-on9E|F^wvZ<95r9G zyLQpSejkl3cQ+gPJeirB(INP_eS+q0efQ-KJ7=`q->MTDz1i4i?X~*wnG2>C%Q1=X z;^+IT?6algp;h}Pjc*?Rp7rm3aK!Pz`*r88YHZ;XP{034v-!K0DtngNFF`w&11G-~ z+>W^<)N^RPw5IL4qGx>p3mQM|vwbO?aP9jFWA0a5jYTY_X8u_8*Z%(z21Nl-FNPW1 zKY)ZZtcX&0DA2g@AhgnDv=?~1W8Xo>O%+zLd`$5|8b5Usp+RGVe5Vd-IH378NhnbEZUGOM%2o1#^@iM{XNF8?IoL+?KH66LQrrXbJDki~FcSl~_m{^ze}+!hJ>?r*=3 zH*tCLK8crFQ9p|J39U5svza9mJ1M*2y3DT)>qE0%hkl;1{VLCi6%`38w;QsV_MWWS z`>W>y3*$l$wH*e(#P6Tjv1)nG#H)g$PSH+nEMb1S99K?knz^&ji>rA710#bZ!<4Qh zi9TgH{$8GVetj`MGrV5TDzu-@HN^+2wQm737$_s_08#$$To!o zY8Q;uv=^p-R#+^}?6Yu7%!fNH+f*Z%ws`z~@;f_Y$>j^C?v5YZ{~Y+Zg7btxvJclh z*;QP7SI6CBTb#VW;@7+1nJ)FLTTX7CtGWF4i__$q3QblWJp7_@0;BwjmRN>+`#H8Rf8Bh|y4B)`U1OGT?~{$|Z5);v9SLynRMdUv X(<_+5-Zi%@yN7G0D1#OU>;IboQx9}A literal 0 HcmV?d00001 diff --git a/template/minnowboard-ls-lure/meta/info.html b/template/minnowboard-ls-lure/meta/info.html new file mode 100644 index 00000000..111be764 --- /dev/null +++ b/template/minnowboard-ls-lure/meta/info.html @@ -0,0 +1,24 @@ + + + + + +MinnowBoard MAX/Turbot LS Lure Template + + +

MinnowBoard

+

Max/Turbot Low Speed Lure Template

+

+This project template is the basis of a low speed expansion board (lure) for the +Minnowboard MAX/Turbot. +

This template includes a PCB edge defined according to the Minnowboard MAX or Turbot SBC +with the low speed connector and mounting holes placed correctly to align the two boards. +

+The board outline looks like the following: +

+

+



+

+

Copyright (c) 2016 Michael Welling

+ + diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure-cache.lib b/template/minnowboard-ls-lure/minnowboard-ls-lure-cache.lib new file mode 100644 index 00000000..dcf010d6 --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure-cache.lib @@ -0,0 +1,118 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# +3V3 +# +DEF +3V3 #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -150 50 H I C CNN +F1 "+3V3" 0 140 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +ALIAS +3.3V +DRAW +P 2 0 1 0 -30 50 0 100 N +P 2 0 1 0 0 0 0 100 N +P 2 0 1 0 0 100 30 50 N +X +3V3 1 0 0 0 U 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# +5V +# +DEF +5V #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -150 50 H I C CNN +F1 "+5V" 0 140 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +DRAW +P 2 0 1 0 -30 50 0 100 N +P 2 0 1 0 0 0 0 100 N +P 2 0 1 0 0 100 30 50 N +X +5V 1 0 0 0 U 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# CONN_02X13 +# +DEF CONN_02X13 P 0 1 Y N 1 F N +F0 "P" 0 700 50 H V C CNN +F1 "CONN_02X13" 0 0 50 V V C CNN +F2 "" 0 -1150 50 H V C CNN +F3 "" 0 -1150 50 H V C CNN +$FPLIST + Pin_Header_Straight_2X13 + Pin_Header_Angled_2X13 + Socket_Strip_Straight_2X13 + Socket_Strip_Angled_2X13 +$ENDFPLIST +DRAW +S -100 -595 -50 -605 0 1 0 N +S -100 -495 -50 -505 0 1 0 N +S -100 -395 -50 -405 0 1 0 N +S -100 -295 -50 -305 0 1 0 N +S -100 -195 -50 -205 0 1 0 N +S -100 -95 -50 -105 0 1 0 N +S -100 5 -50 -5 0 1 0 N +S -100 105 -50 95 0 1 0 N +S -100 205 -50 195 0 1 0 N +S -100 305 -50 295 0 1 0 N +S -100 405 -50 395 0 1 0 N +S -100 505 -50 495 0 1 0 N +S -100 605 -50 595 0 1 0 N +S -100 650 100 -650 0 1 0 N +S 50 -595 100 -605 0 1 0 N +S 50 -495 100 -505 0 1 0 N +S 50 -395 100 -405 0 1 0 N +S 50 -295 100 -305 0 1 0 N +S 50 -195 100 -205 0 1 0 N +S 50 -95 100 -105 0 1 0 N +S 50 5 100 -5 0 1 0 N +S 50 105 100 95 0 1 0 N +S 50 205 100 195 0 1 0 N +S 50 305 100 295 0 1 0 N +S 50 405 100 395 0 1 0 N +S 50 505 100 495 0 1 0 N +S 50 605 100 595 0 1 0 N +X P1 1 -250 600 150 R 50 50 1 1 P +X P2 2 250 600 150 L 50 50 1 1 P +X P3 3 -250 500 150 R 50 50 1 1 P +X P4 4 250 500 150 L 50 50 1 1 P +X P5 5 -250 400 150 R 50 50 1 1 P +X P6 6 250 400 150 L 50 50 1 1 P +X P7 7 -250 300 150 R 50 50 1 1 P +X P8 8 250 300 150 L 50 50 1 1 P +X P9 9 -250 200 150 R 50 50 1 1 P +X P10 10 250 200 150 L 50 50 1 1 P +X P20 20 250 -300 150 L 50 50 1 1 P +X P11 11 -250 100 150 R 50 50 1 1 P +X P21 21 -250 -400 150 R 50 50 1 1 P +X P12 12 250 100 150 L 50 50 1 1 P +X P22 22 250 -400 150 L 50 50 1 1 P +X P13 13 -250 0 150 R 50 50 1 1 P +X P23 23 -250 -500 150 R 50 50 1 1 P +X P14 14 250 0 150 L 50 50 1 1 P +X P24 24 250 -500 150 L 50 50 1 1 P +X P15 15 -250 -100 150 R 50 50 1 1 P +X P25 25 -250 -600 150 R 50 50 1 1 P +X P16 16 250 -100 150 L 50 50 1 1 P +X P26 26 250 -600 150 L 50 50 1 1 P +X P17 17 -250 -200 150 R 50 50 1 1 P +X P18 18 250 -200 150 L 50 50 1 1 P +X P19 19 -250 -300 150 R 50 50 1 1 P +ENDDRAW +ENDDEF +# +# GND +# +DEF GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H V C CNN +F3 "" 0 0 50 H V C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +#End Library diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure.kicad_pcb b/template/minnowboard-ls-lure/minnowboard-ls-lure.kicad_pcb new file mode 100644 index 00000000..3da22f40 --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure.kicad_pcb @@ -0,0 +1,317 @@ +(kicad_pcb (version 4) (host pcbnew "(2015-08-07 BZR 6071, Git 6018bb6)-product") + + (general + (links 1) + (no_connects 1) + (area 96.444999 71.044999 195.502601 144.855001) + (thickness 1.6) + (drawings 5) + (tracks 0) + (zones 0) + (modules 5) + (nets 26) + ) + + (page A4) + (layers + (0 F.Cu signal) + (31 B.Cu signal) + (32 B.Adhes user) + (33 F.Adhes user) + (34 B.Paste user) + (35 F.Paste user) + (36 B.SilkS user) + (37 F.SilkS user) + (38 B.Mask user) + (39 F.Mask user) + (40 Dwgs.User user) + (41 Cmts.User user) + (42 Eco1.User user) + (43 Eco2.User user) + (44 Edge.Cuts user) + (45 Margin user) + (46 B.CrtYd user) + (47 F.CrtYd user) + (48 B.Fab user) + (49 F.Fab user) + ) + + (setup + (last_trace_width 0.25) + (trace_clearance 0.2) + (zone_clearance 0.508) + (zone_45_only no) + (trace_min 0.2) + (segment_width 0.2) + (edge_width 0.15) + (via_size 0.6) + (via_drill 0.4) + (via_min_size 0.4) + (via_min_drill 0.3) + (uvia_size 0.3) + (uvia_drill 0.1) + (uvias_allowed no) + (uvia_min_size 0.2) + (uvia_min_drill 0.1) + (pcb_text_width 0.3) + (pcb_text_size 1.5 1.5) + (mod_edge_width 0.15) + (mod_text_size 1 1) + (mod_text_width 0.15) + (pad_size 3.302 3.302) + (pad_drill 3.302) + (pad_to_mask_clearance 0.0762) + (aux_axis_origin 96.52 144.78) + (grid_origin 96.52 144.78) + (visible_elements FFFFFF7F) + (pcbplotparams + (layerselection 0x000fc_80000001) + (usegerberextensions false) + (excludeedgelayer true) + (linewidth 0.100000) + (plotframeref false) + (viasonmask false) + (mode 1) + (useauxorigin false) + (hpglpennumber 1) + (hpglpenspeed 20) + (hpglpendiameter 15) + (hpglpenoverlay 2) + (psnegative false) + (psa4output false) + (plotreference true) + (plotvalue true) + (plotinvisibletext false) + (padsonsilk false) + (subtractmaskfromsilk false) + (outputformat 1) + (mirror false) + (drillshape 0) + (scaleselection 1) + (outputdirectory "")) + ) + + (net 0 "") + (net 1 GND) + (net 2 +5V) + (net 3 +3V3) + (net 4 GPIO_SPI_CS#) + (net 5 GPIO_UART1_TXD) + (net 6 GPIO_SPI_MISO) + (net 7 GPIO_UART1_RXD) + (net 8 GPIO_SPI_MOSI) + (net 9 GPIO_UART1_CTS) + (net 10 GPIO_SPI_CLK) + (net 11 GPIO_UART1_RTS) + (net 12 GPIO_I2C_SCL) + (net 13 GPIO_I2S_CLK) + (net 14 GPIO_I2C_SDA) + (net 15 GPIO_I2S_FRM) + (net 16 GPIO_UART2_TXD) + (net 17 GPIO_I2S_DO) + (net 18 GPIO_UART2_RXD) + (net 19 GPIO_I2S_DI) + (net 20 GPIO_S5_0) + (net 21 GPIO_PWM0) + (net 22 GPIO_S5_1) + (net 23 GPIO_PWM1) + (net 24 GPIO_S5_2) + (net 25 I2SMCLK_GPIO) + + (net_class Default "This is the default net class." + (clearance 0.2) + (trace_width 0.25) + (via_dia 0.6) + (via_drill 0.4) + (uvia_dia 0.3) + (uvia_drill 0.1) + (add_net +3V3) + (add_net +5V) + (add_net GND) + (add_net GPIO_I2C_SCL) + (add_net GPIO_I2C_SDA) + (add_net GPIO_I2S_CLK) + (add_net GPIO_I2S_DI) + (add_net GPIO_I2S_DO) + (add_net GPIO_I2S_FRM) + (add_net GPIO_PWM0) + (add_net GPIO_PWM1) + (add_net GPIO_S5_0) + (add_net GPIO_S5_1) + (add_net GPIO_S5_2) + (add_net GPIO_SPI_CLK) + (add_net GPIO_SPI_CS#) + (add_net GPIO_SPI_MISO) + (add_net GPIO_SPI_MOSI) + (add_net GPIO_UART1_CTS) + (add_net GPIO_UART1_RTS) + (add_net GPIO_UART1_RXD) + (add_net GPIO_UART1_TXD) + (add_net GPIO_UART2_RXD) + (add_net GPIO_UART2_TXD) + (add_net I2SMCLK_GPIO) + ) + + (module Pin_Headers:Pin_Header_Straight_2x13 (layer F.Cu) (tedit 576C9AA0) (tstamp 57710C62) + (at 109.855 142.24 90) + (descr "Through hole pin header") + (tags "pin header") + (path /576C994F) + (fp_text reference P1 (at 1.27 -3.175 90) (layer F.SilkS) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value CONN_02X13 (at 5.08 3.175 180) (layer F.Fab) + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_line (start -1.75 -1.75) (end -1.75 32.25) (layer F.CrtYd) (width 0.05)) + (fp_line (start 4.3 -1.75) (end 4.3 32.25) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 -1.75) (end 4.3 -1.75) (layer F.CrtYd) (width 0.05)) + (fp_line (start -1.75 32.25) (end 4.3 32.25) (layer F.CrtYd) (width 0.05)) + (fp_line (start 3.81 -1.27) (end 3.81 31.75) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.27 1.27) (end -1.27 31.75) (layer F.SilkS) (width 0.15)) + (fp_line (start 3.81 31.75) (end -1.27 31.75) (layer F.SilkS) (width 0.15)) + (fp_line (start 3.81 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start 0 -1.55) (end -1.55 -1.55) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15)) + (fp_line (start -1.55 -1.55) (end -1.55 0) (layer F.SilkS) (width 0.15)) + (pad 1 thru_hole rect (at 0 0 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (pad 2 thru_hole oval (at 2.54 0 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 1 GND)) + (pad 3 thru_hole oval (at 0 2.54 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 2 +5V)) + (pad 4 thru_hole oval (at 2.54 2.54 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 3 +3V3)) + (pad 5 thru_hole oval (at 0 5.08 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 4 GPIO_SPI_CS#)) + (pad 6 thru_hole oval (at 2.54 5.08 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 5 GPIO_UART1_TXD)) + (pad 7 thru_hole oval (at 0 7.62 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 6 GPIO_SPI_MISO)) + (pad 8 thru_hole oval (at 2.54 7.62 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 7 GPIO_UART1_RXD)) + (pad 9 thru_hole oval (at 0 10.16 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 8 GPIO_SPI_MOSI)) + (pad 10 thru_hole oval (at 2.54 10.16 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 9 GPIO_UART1_CTS)) + (pad 11 thru_hole oval (at 0 12.7 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 10 GPIO_SPI_CLK)) + (pad 12 thru_hole oval (at 2.54 12.7 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 11 GPIO_UART1_RTS)) + (pad 13 thru_hole oval (at 0 15.24 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 12 GPIO_I2C_SCL)) + (pad 14 thru_hole oval (at 2.54 15.24 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 13 GPIO_I2S_CLK)) + (pad 15 thru_hole oval (at 0 17.78 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 14 GPIO_I2C_SDA)) + (pad 16 thru_hole oval (at 2.54 17.78 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 15 GPIO_I2S_FRM)) + (pad 17 thru_hole oval (at 0 20.32 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 16 GPIO_UART2_TXD)) + (pad 18 thru_hole oval (at 2.54 20.32 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 17 GPIO_I2S_DO)) + (pad 19 thru_hole oval (at 0 22.86 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 18 GPIO_UART2_RXD)) + (pad 20 thru_hole oval (at 2.54 22.86 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 19 GPIO_I2S_DI)) + (pad 21 thru_hole oval (at 0 25.4 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 20 GPIO_S5_0)) + (pad 22 thru_hole oval (at 2.54 25.4 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 21 GPIO_PWM0)) + (pad 23 thru_hole oval (at 0 27.94 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 22 GPIO_S5_1)) + (pad 24 thru_hole oval (at 2.54 27.94 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 23 GPIO_PWM1)) + (pad 25 thru_hole oval (at 0 30.48 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 24 GPIO_S5_2)) + (pad 26 thru_hole oval (at 2.54 30.48 90) (size 1.7272 1.7272) (drill 1.016) (layers *.Cu *.Mask F.SilkS) + (net 25 I2SMCLK_GPIO)) + (model Pin_Headers.3dshapes/Pin_Header_Straight_2x13.wrl + (at (xyz 0.05 -0.6 0)) + (scale (xyz 1 1 1)) + (rotate (xyz 0 0 90)) + ) + ) + + (module minnowboard-ls-lure:Mount (layer F.Cu) (tedit 576DC0A6) (tstamp 576DB8B1) + (at 100.33 140.97) + (descr "module 1 pin (ou trou mecanique de percage)") + (tags DEV) + (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Mount (at 0 2.794) (layer F.Fab) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad "" np_thru_hole circle (at 0 0) (size 6.604 6.604) (drill 3.302) (layers *.Cu *.Mask F.SilkS)) + ) + + (module minnowboard-ls-lure:Mount (layer F.Cu) (tedit 576DC0A6) (tstamp 576DB8A5) + (at 100.33 74.93) + (descr "module 1 pin (ou trou mecanique de percage)") + (tags DEV) + (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Mount (at 0 2.794) (layer F.Fab) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad "" np_thru_hole circle (at 0 0) (size 6.604 6.604) (drill 3.302) (layers *.Cu *.Mask F.SilkS)) + ) + + (module minnowboard-ls-lure:Mount (layer F.Cu) (tedit 576DC0A6) (tstamp 576DB8BC) + (at 191.77 74.93) + (descr "module 1 pin (ou trou mecanique de percage)") + (tags DEV) + (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Mount (at 0 2.794) (layer F.Fab) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad "" np_thru_hole circle (at 0 0) (size 6.604 6.604) (drill 3.302) (layers *.Cu *.Mask F.SilkS)) + ) + + (module minnowboard-ls-lure:Mount (layer F.Cu) (tedit 576DC0A6) (tstamp 576DB8C7) + (at 191.77 140.97) + (descr "module 1 pin (ou trou mecanique de percage)") + (tags DEV) + (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Mount (at 0 2.794) (layer F.Fab) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad "" np_thru_hole circle (at 0 0) (size 6.604 6.604) (drill 3.302) (layers *.Cu *.Mask F.SilkS)) + ) + + (target plus (at 96.52 144.78) (size 5) (width 0.15) (layer Edge.Cuts)) + (gr_line (start 96.52 71.12) (end 96.52 144.78) (angle 90) (layer Edge.Cuts) (width 0.15)) + (gr_line (start 195.4276 71.12) (end 96.52 71.12) (angle 90) (layer Edge.Cuts) (width 0.15)) + (gr_line (start 195.4276 144.78) (end 195.4276 71.12) (angle 90) (layer Edge.Cuts) (width 0.15)) + (gr_line (start 96.52 144.78) (end 195.4276 144.78) (angle 90) (layer Edge.Cuts) (width 0.15)) + + (zone (net 0) (net_name "") (layer B.Cu) (tstamp 57710D56) (hatch edge 0.508) + (connect_pads (clearance 0.508)) + (min_thickness 0.254) + (keepout (tracks not_allowed) (vias not_allowed) (copperpour allowed)) + (fill (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) + (polygon + (pts + (xy 115.57 109.855) (xy 96.52 109.855) (xy 96.52 90.805) (xy 115.57 90.805) (xy 115.57 109.855) + ) + ) + ) + (zone (net 0) (net_name "") (layer B.Cu) (tstamp 57710D74) (hatch edge 0.508) + (connect_pads (clearance 0.508)) + (min_thickness 0.254) + (keepout (tracks not_allowed) (vias not_allowed) (copperpour allowed)) + (fill (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508)) + (polygon + (pts + (xy 195.58 109.855) (xy 176.53 109.855) (xy 176.53 90.805) (xy 195.58 90.805) + ) + ) + ) +) diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure.net b/template/minnowboard-ls-lure/minnowboard-ls-lure.net new file mode 100644 index 00000000..ea99506b --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure.net @@ -0,0 +1,116 @@ +(export (version D) + (design + (source /home/michael/projects/kicad/pcbs/minnowboard-ls-lure/minnowboard-ls-lure.sch) + (date "Fri 24 Jun 2016 06:50:03 PM CDT") + (tool "Eeschema (2015-08-07 BZR 6071, Git 6018bb6)-product") + (sheet (number 1) (name /) (tstamps /) + (title_block + (title) + (company) + (rev) + (date) + (source minnowboard-ls-lure.sch) + (comment (number 1) (value "")) + (comment (number 2) (value "")) + (comment (number 3) (value "")) + (comment (number 4) (value ""))))) + (components + (comp (ref P1) + (value CONN_02X13) + (footprint Pin_Headers:Pin_Header_Straight_2x13) + (libsource (lib conn) (part CONN_02X13)) + (sheetpath (names /) (tstamps /)) + (tstamp 576C994F))) + (libparts + (libpart (lib conn) (part CONN_02X13) + (description "Connector, double row, 02x13") + (footprints + (fp Pin_Header_Straight_2X13) + (fp Pin_Header_Angled_2X13) + (fp Socket_Strip_Straight_2X13) + (fp Socket_Strip_Angled_2X13)) + (fields + (field (name Reference) P) + (field (name Value) CONN_02X13)) + (pins + (pin (num 1) (name P1) (type passive)) + (pin (num 2) (name P2) (type passive)) + (pin (num 3) (name P3) (type passive)) + (pin (num 4) (name P4) (type passive)) + (pin (num 5) (name P5) (type passive)) + (pin (num 6) (name P6) (type passive)) + (pin (num 7) (name P7) (type passive)) + (pin (num 8) (name P8) (type passive)) + (pin (num 9) (name P9) (type passive)) + (pin (num 10) (name P10) (type passive)) + (pin (num 11) (name P11) (type passive)) + (pin (num 12) (name P12) (type passive)) + (pin (num 13) (name P13) (type passive)) + (pin (num 14) (name P14) (type passive)) + (pin (num 15) (name P15) (type passive)) + (pin (num 16) (name P16) (type passive)) + (pin (num 17) (name P17) (type passive)) + (pin (num 18) (name P18) (type passive)) + (pin (num 19) (name P19) (type passive)) + (pin (num 20) (name P20) (type passive)) + (pin (num 21) (name P21) (type passive)) + (pin (num 22) (name P22) (type passive)) + (pin (num 23) (name P23) (type passive)) + (pin (num 24) (name P24) (type passive)) + (pin (num 25) (name P25) (type passive)) + (pin (num 26) (name P26) (type passive))))) + (libraries + (library (logical conn) + (uri /home/michael/projects/kicad/kicad-library/library/conn.lib))) + (nets + (net (code 1) (name GPIO_PWM1) + (node (ref P1) (pin 24))) + (net (code 2) (name GPIO_S5_0) + (node (ref P1) (pin 21))) + (net (code 3) (name GPIO_UART2_RXD) + (node (ref P1) (pin 19))) + (net (code 4) (name GPIO_UART2_TXD) + (node (ref P1) (pin 17))) + (net (code 5) (name GPIO_I2C_SDA) + (node (ref P1) (pin 15))) + (net (code 6) (name GPIO_I2C_SCL) + (node (ref P1) (pin 13))) + (net (code 7) (name GPIO_SPI_CLK) + (node (ref P1) (pin 11))) + (net (code 8) (name GPIO_SPI_MOSI) + (node (ref P1) (pin 9))) + (net (code 9) (name GPIO_SPI_MISO) + (node (ref P1) (pin 7))) + (net (code 10) (name GPIO_SPI_CS#) + (node (ref P1) (pin 5))) + (net (code 11) (name I2SMCLK_GPIO) + (node (ref P1) (pin 26))) + (net (code 12) (name GPIO_S5_1) + (node (ref P1) (pin 23))) + (net (code 13) (name GPIO_PWM0) + (node (ref P1) (pin 22))) + (net (code 14) (name GPIO_I2S_DI) + (node (ref P1) (pin 20))) + (net (code 15) (name GPIO_I2S_DO) + (node (ref P1) (pin 18))) + (net (code 16) (name GPIO_I2S_FRM) + (node (ref P1) (pin 16))) + (net (code 17) (name GPIO_I2S_CLK) + (node (ref P1) (pin 14))) + (net (code 18) (name GPIO_UART1_RTS) + (node (ref P1) (pin 12))) + (net (code 19) (name GPIO_UART1_CTS) + (node (ref P1) (pin 10))) + (net (code 20) (name GPIO_UART1_RXD) + (node (ref P1) (pin 8))) + (net (code 21) (name GPIO_UART1_TXD) + (node (ref P1) (pin 6))) + (net (code 22) (name GPIO_S5_2) + (node (ref P1) (pin 25))) + (net (code 23) (name +5V) + (node (ref P1) (pin 3))) + (net (code 24) (name GND) + (node (ref P1) (pin 1)) + (node (ref P1) (pin 2))) + (net (code 25) (name +3V3) + (node (ref P1) (pin 4))))) \ No newline at end of file diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure.pretty/Mount.kicad_mod b/template/minnowboard-ls-lure/minnowboard-ls-lure.pretty/Mount.kicad_mod new file mode 100644 index 00000000..e25456e5 --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure.pretty/Mount.kicad_mod @@ -0,0 +1,11 @@ +(module Mount (layer F.Cu) (tedit 576DC0A6) + (descr "module 1 pin (ou trou mecanique de percage)") + (tags DEV) + (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (fp_text value Mount (at 0 2.794) (layer F.Fab) hide + (effects (font (size 1 1) (thickness 0.15))) + ) + (pad "" np_thru_hole circle (at 0 0) (size 6.604 6.604) (drill 3.302) (layers *.Cu *.Mask F.SilkS)) +) diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure.pro b/template/minnowboard-ls-lure/minnowboard-ls-lure.pro new file mode 100644 index 00000000..b1b6a53d --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure.pro @@ -0,0 +1,60 @@ +update=Thu 23 Jun 2016 08:17:46 PM CDT +version=1 +last_client=kicad +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[general] +version=1 +[eeschema] +version=1 +LibDir=/home/michael/projects/kicad/kicad-library/library +[eeschema/libraries] +LibName1=power +LibName2=device +LibName3=transistors +LibName4=conn +LibName5=linear +LibName6=regul +LibName7=74xx +LibName8=cmos4000 +LibName9=adc-dac +LibName10=memory +LibName11=xilinx +LibName12=microcontrollers +LibName13=dsp +LibName14=microchip +LibName15=analog_switches +LibName16=motorola +LibName17=texas +LibName18=intel +LibName19=audio +LibName20=interface +LibName21=digital-audio +LibName22=philips +LibName23=display +LibName24=cypress +LibName25=siliconi +LibName26=opto +LibName27=atmel +LibName28=contrib +LibName29=valves diff --git a/template/minnowboard-ls-lure/minnowboard-ls-lure.sch b/template/minnowboard-ls-lure/minnowboard-ls-lure.sch new file mode 100644 index 00000000..411d6b30 --- /dev/null +++ b/template/minnowboard-ls-lure/minnowboard-ls-lure.sch @@ -0,0 +1,205 @@ +EESchema Schematic File Version 2 +LIBS:power +LIBS:device +LIBS:transistors +LIBS:conn +LIBS:linear +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:valves +LIBS:minnowboard-ls-lure-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L CONN_02X13 P1 +U 1 1 576C994F +P 2600 2350 +F 0 "P1" H 2600 3050 50 0000 C CNN +F 1 "CONN_02X13" V 2600 2350 50 0000 C CNN +F 2 "Pin_Headers:Pin_Header_Straight_2x13" H 2600 1200 50 0001 C CNN +F 3 "" H 2600 1200 50 0000 C CNN + 1 2600 2350 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR? +U 1 1 576DC243 +P 2950 3000 +F 0 "#PWR?" H 2950 2750 50 0001 C CNN +F 1 "GND" H 2950 2850 50 0000 C CNN +F 2 "" H 2950 3000 50 0000 C CNN +F 3 "" H 2950 3000 50 0000 C CNN + 1 2950 3000 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR? +U 1 1 576DC271 +P 2250 3000 +F 0 "#PWR?" H 2250 2750 50 0001 C CNN +F 1 "GND" H 2250 2850 50 0000 C CNN +F 2 "" H 2250 3000 50 0000 C CNN +F 3 "" H 2250 3000 50 0000 C CNN + 1 2250 3000 + 1 0 0 -1 +$EndComp +$Comp +L +3.3V #PWR? +U 1 1 576DC2D3 +P 3050 1650 +F 0 "#PWR?" H 3050 1500 50 0001 C CNN +F 1 "+3.3V" H 3050 1790 50 0000 C CNN +F 2 "" H 3050 1650 50 0000 C CNN +F 3 "" H 3050 1650 50 0000 C CNN + 1 3050 1650 + 1 0 0 -1 +$EndComp +$Comp +L +5V #PWR? +U 1 1 576DC2E9 +P 2150 1650 +F 0 "#PWR?" H 2150 1500 50 0001 C CNN +F 1 "+5V" H 2150 1790 50 0000 C CNN +F 2 "" H 2150 1650 50 0000 C CNN +F 3 "" H 2150 1650 50 0000 C CNN + 1 2150 1650 + 1 0 0 -1 +$EndComp +Text GLabel 2100 1950 0 45 BiDi ~ 0 +GPIO_SPI_CS# +Text GLabel 2100 2050 0 45 BiDi ~ 0 +GPIO_SPI_MISO +Text GLabel 2100 2150 0 45 BiDi ~ 0 +GPIO_SPI_MOSI +Text GLabel 2100 2250 0 45 BiDi ~ 0 +GPIO_SPI_CLK +Text GLabel 2100 2350 0 45 BiDi ~ 0 +GPIO_I2C_SCL +Text GLabel 2100 2450 0 45 BiDi ~ 0 +GPIO_I2C_SDA +Text GLabel 2100 2550 0 45 BiDi ~ 0 +GPIO_UART2_TXD +Text GLabel 2100 2650 0 45 BiDi ~ 0 +GPIO_UART2_RXD +Text GLabel 2100 2750 0 45 BiDi ~ 0 +GPIO_S5_0 +Text GLabel 2100 2850 0 45 BiDi ~ 0 +GPIO_S5_1 +Text GLabel 2100 2950 0 45 BiDi ~ 0 +GPIO_S5_2 +Text GLabel 3075 1950 2 45 BiDi ~ 0 +GPIO_UART1_TXD +Text GLabel 3075 2050 2 45 Input ~ 0 +GPIO_UART1_RXD +Text GLabel 3075 2150 2 45 BiDi ~ 0 +GPIO_UART1_CTS +Text GLabel 3075 2250 2 45 BiDi ~ 0 +GPIO_UART1_RTS +Text GLabel 3075 2350 2 45 BiDi ~ 0 +GPIO_I2S_CLK +Text GLabel 3075 2450 2 45 BiDi ~ 0 +GPIO_I2S_FRM +Text GLabel 3075 2550 2 45 BiDi ~ 0 +GPIO_I2S_DO +Text GLabel 3075 2650 2 45 BiDi ~ 0 +GPIO_I2S_DI +Text GLabel 3075 2750 2 45 BiDi ~ 0 +GPIO_PWM0 +Text GLabel 3075 2850 2 45 BiDi ~ 0 +GPIO_PWM1 +Text GLabel 3075 2950 2 45 BiDi ~ 0 +I2SMCLK_GPIO +Wire Wire Line + 2100 1950 2350 1950 +Wire Wire Line + 2100 2050 2350 2050 +Wire Wire Line + 2100 2150 2350 2150 +Wire Wire Line + 2100 2250 2350 2250 +Wire Wire Line + 2100 2350 2350 2350 +Wire Wire Line + 2100 2450 2350 2450 +Wire Wire Line + 2100 2550 2350 2550 +Wire Wire Line + 2100 2650 2350 2650 +Wire Wire Line + 2100 2750 2350 2750 +Wire Wire Line + 2100 2850 2350 2850 +Wire Wire Line + 2100 2950 2350 2950 +Wire Wire Line + 2850 1950 3075 1950 +Wire Wire Line + 2850 2050 3075 2050 +Wire Wire Line + 2850 2150 3075 2150 +Wire Wire Line + 2850 2250 3075 2250 +Wire Wire Line + 2850 2350 3075 2350 +Wire Wire Line + 2850 2450 3075 2450 +Wire Wire Line + 2850 2550 3075 2550 +Wire Wire Line + 2850 2650 3075 2650 +Wire Wire Line + 2850 2750 3075 2750 +Wire Wire Line + 2850 2850 3075 2850 +Wire Wire Line + 2850 2950 3075 2950 +Wire Wire Line + 2850 1750 2950 1750 +Wire Wire Line + 2950 1750 2950 3000 +Wire Wire Line + 3050 1850 3050 1650 +Wire Wire Line + 2850 1850 3050 1850 +Wire Wire Line + 2350 1750 2250 1750 +Wire Wire Line + 2250 1750 2250 3000 +Wire Wire Line + 2150 1650 2150 1850 +Wire Wire Line + 2150 1850 2350 1850 +$EndSCHEMATC