tztz
/
KicadLib
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add Xilinx 7 series devices

This commit is contained in:
Alex Forencich 2015-04-01 16:51:02 -07:00
parent 02333adcdd
commit 920bb10f9c
6 changed files with 76525 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

138
library/xilinx-artix7.dcm Normal file
View File

@ -0,0 +1,138 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:50 PM PDT
#
$CMP XC7A15T-CPG236
K FPGA
D Artix 7 T 15 XC7A15T-CPG236
$ENDCMP
#
$CMP XC7A15T-CSG324
K FPGA
D Artix 7 T 15 XC7A15T-CSG324
$ENDCMP
#
$CMP XC7A15T-CSG325
K FPGA
D Artix 7 T 15 XC7A15T-CSG325
$ENDCMP
#
$CMP XC7A15T-FGG484
K FPGA
D Artix 7 T 15 XC7A15T-FGG484
$ENDCMP
#
$CMP XC7A15T-FTG256
K FPGA
D Artix 7 T 15 XC7A15T-FTG256
$ENDCMP
#
$CMP XC7A35T-CPG236
K FPGA
D Artix 7 T 35 XC7A35T-CPG236
$ENDCMP
#
$CMP XC7A35T-CSG324
K FPGA
D Artix 7 T 35 XC7A35T-CSG324
$ENDCMP
#
$CMP XC7A35T-CSG325
K FPGA
D Artix 7 T 35 XC7A35T-CSG325
$ENDCMP
#
$CMP XC7A35T-FGG484
K FPGA
D Artix 7 T 35 XC7A35T-FGG484
$ENDCMP
#
$CMP XC7A35T-FTG256
K FPGA
D Artix 7 T 35 XC7A35T-FTG256
$ENDCMP
#
$CMP XC7A50T-CPG236
K FPGA
D Artix 7 T 50 XC7A50T-CPG236
$ENDCMP
#
$CMP XC7A50T-CSG324
K FPGA
D Artix 7 T 50 XC7A50T-CSG324
$ENDCMP
#
$CMP XC7A50T-CSG325
K FPGA
D Artix 7 T 50 XC7A50T-CSG325
$ENDCMP
#
$CMP XC7A50T-FGG484
K FPGA
D Artix 7 T 50 XC7A50T-FGG484
$ENDCMP
#
$CMP XC7A50T-FTG256
K FPGA
D Artix 7 T 50 XC7A50T-FTG256
$ENDCMP
#
$CMP XC7A75T-CSG324
K FPGA
D Artix 7 T 75 XC7A75T-CSG324
$ENDCMP
#
$CMP XC7A75T-FGG484
K FPGA
D Artix 7 T 75 XC7A75T-FGG484
$ENDCMP
#
$CMP XC7A75T-FGG676
K FPGA
D Artix 7 T 75 XC7A75T-FGG676
$ENDCMP
#
$CMP XC7A75T-FTG256
K FPGA
D Artix 7 T 75 XC7A75T-FTG256
$ENDCMP
#
$CMP XC7A100T-CSG324
K FPGA
D Artix 7 T 100 XC7A100T-CSG324
$ENDCMP
#
$CMP XC7A100T-FGG484
K FPGA
D Artix 7 T 100 XC7A100T-FGG484
$ENDCMP
#
$CMP XC7A100T-FGG676
K FPGA
D Artix 7 T 100 XC7A100T-FGG676
$ENDCMP
#
$CMP XC7A100T-FTG256
K FPGA
D Artix 7 T 100 XC7A100T-FTG256
$ENDCMP
#
$CMP XC7A200T-FBG484
K FPGA
D Artix 7 T 200 XC7A200T-FBG484
$ENDCMP
#
$CMP XC7A200T-FBG676
K FPGA
D Artix 7 T 200 XC7A200T-FBG676
$ENDCMP
#
$CMP XC7A200T-FFG1156
K FPGA
D Artix 7 T 200 XC7A200T-FFG1156
$ENDCMP
#
$CMP XC7A200T-SBG484
K FPGA
D Artix 7 T 200 XC7A200T-SBG484
$ENDCMP
#
#End Doc Library

11220
library/xilinx-artix7.lib Normal file
View File

File diff suppressed because it is too large Load Diff

93
library/xilinx-kintex7.dcm Normal file
View File

@ -0,0 +1,93 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:45 PM PDT
#
$CMP XC7K70T-FBG484
K FPGA
D Kintex 7 T 70 XC7K70T-FBG484
$ENDCMP
#
$CMP XC7K70T-FBG676
K FPGA
D Kintex 7 T 70 XC7K70T-FBG676
$ENDCMP
#
$CMP XC7K160T-FBG484
K FPGA
D Kintex 7 T 160 XC7K160T-FBG484
$ENDCMP
#
$CMP XC7K160T-FBG676
K FPGA
D Kintex 7 T 160 XC7K160T-FBG676
$ENDCMP
#
$CMP XC7K160T-FFG676
K FPGA
D Kintex 7 T 160 XC7K160T-FFG676
$ENDCMP
#
$CMP XC7K325T-FBG676
K FPGA
D Kintex 7 T 325 XC7K325T-FBG676
$ENDCMP
#
$CMP XC7K325T-FBG900
K FPGA
D Kintex 7 T 325 XC7K325T-FBG900
$ENDCMP
#
$CMP XC7K325T-FFG676
K FPGA
D Kintex 7 T 325 XC7K325T-FFG676
$ENDCMP
#
$CMP XC7K325T-FFG900
K FPGA
D Kintex 7 T 325 XC7K325T-FFG900
$ENDCMP
#
$CMP XC7K355T-FFG901
K FPGA
D Kintex 7 T 355 XC7K355T-FFG901
$ENDCMP
#
$CMP XC7K410T-FBG676
K FPGA
D Kintex 7 T 410 XC7K410T-FBG676
$ENDCMP
#
$CMP XC7K410T-FBG900
K FPGA
D Kintex 7 T 410 XC7K410T-FBG900
$ENDCMP
#
$CMP XC7K410T-FFG676
K FPGA
D Kintex 7 T 410 XC7K410T-FFG676
$ENDCMP
#
$CMP XC7K410T-FFG900
K FPGA
D Kintex 7 T 410 XC7K410T-FFG900
$ENDCMP
#
$CMP XC7K420T-FFG901
K FPGA
D Kintex 7 T 420 XC7K420T-FFG901
$ENDCMP
#
$CMP XC7K420T-FFG1156
K FPGA
D Kintex 7 T 420 XC7K420T-FFG1156
$ENDCMP
#
$CMP XC7K480T-FFG901
K FPGA
D Kintex 7 T 480 XC7K480T-FFG901
$ENDCMP
#
$CMP XC7K480T-FFG1156
K FPGA
D Kintex 7 T 480 XC7K480T-FFG1156
$ENDCMP
#
#End Doc Library

14487
library/xilinx-kintex7.lib Normal file
View File

File diff suppressed because it is too large Load Diff

158
library/xilinx-virtex7.dcm Normal file
View File

@ -0,0 +1,158 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:39 PM PDT
#
$CMP XC7V585T-FFG1157
K FPGA
D Virtex 7 T 585 XC7V585T-FFG1157
$ENDCMP
#
$CMP XC7V585T-FFG1761
K FPGA
D Virtex 7 T 585 XC7V585T-FFG1761
$ENDCMP
#
$CMP XC7V2000T-FHG1761
K FPGA
D Virtex 7 T 2000 XC7V2000T-FHG1761
$ENDCMP
#
$CMP XC7V2000T-FLG1925
K FPGA
D Virtex 7 T 2000 XC7V2000T-FLG1925
$ENDCMP
#
$CMP XC7VH580T-FLG1155
K FPGA
D Virtex 7 HT 580 XC7VH580T-FLG1155
$ENDCMP
#
$CMP XC7VH580T-FLG1931
K FPGA
D Virtex 7 HT 580 XC7VH580T-FLG1931
$ENDCMP
#
$CMP XC7VH870T-FLG1932
K FPGA
D Virtex 7 HT 870 XC7VH870T-FLG1932
$ENDCMP
#
$CMP XC7VX330T-FFG1157
K FPGA
D Virtex 7 XT 330 XC7VX330T-FFG1157
$ENDCMP
#
$CMP XC7VX330T-FFG1761
K FPGA
D Virtex 7 XT 330 XC7VX330T-FFG1761
$ENDCMP
#
$CMP XC7VX415T-FFG1157
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1157
$ENDCMP
#
$CMP XC7VX415T-FFG1158
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1158
$ENDCMP
#
$CMP XC7VX415T-FFG1927
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1927
$ENDCMP
#
$CMP XC7VX485T-FFG1157
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1157
$ENDCMP
#
$CMP XC7VX485T-FFG1158
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1158
$ENDCMP
#
$CMP XC7VX485T-FFG1761
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1761
$ENDCMP
#
$CMP XC7VX485T-FFG1927
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1927
$ENDCMP
#
$CMP XC7VX485T-FFG1930
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1930
$ENDCMP
#
$CMP XC7VX550T-FFG1158
K FPGA
D Virtex 7 XT 550 XC7VX550T-FFG1158
$ENDCMP
#
$CMP XC7VX550T-FFG1927
K FPGA
D Virtex 7 XT 550 XC7VX550T-FFG1927
$ENDCMP
#
$CMP XC7VX690T-FFG1157
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1157
$ENDCMP
#
$CMP XC7VX690T-FFG1158
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1158
$ENDCMP
#
$CMP XC7VX690T-FFG1761
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1761
$ENDCMP
#
$CMP XC7VX690T-FFG1926
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1926
$ENDCMP
#
$CMP XC7VX690T-FFG1927
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1927
$ENDCMP
#
$CMP XC7VX690T-FFG1930
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1930
$ENDCMP
#
$CMP XC7VX980T-FFG1926
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1926
$ENDCMP
#
$CMP XC7VX980T-FFG1928
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1928
$ENDCMP
#
$CMP XC7VX980T-FFG1930
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1930
$ENDCMP
#
$CMP XC7VX1140T-FLG1926
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1926
$ENDCMP
#
$CMP XC7VX1140T-FLG1928
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1928
$ENDCMP
#
$CMP XC7VX1140T-FLG1930
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1930
$ENDCMP
#
#End Doc Library

50429
library/xilinx-virtex7.lib Normal file
View File

File diff suppressed because it is too large Load Diff