o Fix line-endings to be canonical.
This commit is contained in:
parent
640417d926
commit
4c18072249
2 changed files with 37 additions and 37 deletions
|
@ -1,23 +1,23 @@
|
||||||
EESchema-DOCLIB Version 2.0
|
EESchema-DOCLIB Version 2.0
|
||||||
#
|
#
|
||||||
$CMP GAL16V8
|
$CMP GAL16V8
|
||||||
D Programmable Logic Array, DIP-20/SOIC-20/PLCC-20
|
D Programmable Logic Array, DIP-20/SOIC-20/PLCC-20
|
||||||
K GAL PLD 16V8
|
K GAL PLD 16V8
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
$CMP PAL16L8
|
$CMP PAL16L8
|
||||||
D Programmable Logic Array, DIP-20
|
D Programmable Logic Array, DIP-20
|
||||||
K PAL PLD 16L8
|
K PAL PLD 16L8
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
$CMP PAL20L8
|
$CMP PAL20L8
|
||||||
D Programmable Logic Array, DIP-24
|
D Programmable Logic Array, DIP-24
|
||||||
K PAL PLD 20L8
|
K PAL PLD 20L8
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
$CMP PAL20RS10
|
$CMP PAL20RS10
|
||||||
D Programmable Logic Array, DIP-24 (Narrow)
|
D Programmable Logic Array, DIP-24 (Narrow)
|
||||||
K PAL PLD 20RS10
|
K PAL PLD 20RS10
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
#End Doc Library
|
#End Doc Library
|
||||||
|
|
|
@ -1,14 +1,14 @@
|
||||||
EESchema-DOCLIB Version 2.0
|
EESchema-DOCLIB Version 2.0
|
||||||
#
|
#
|
||||||
$CMP Z80CPU
|
$CMP Z80CPU
|
||||||
D 8-bit General Purpose Microprocessor, DIP-40
|
D 8-bit General Purpose Microprocessor, DIP-40
|
||||||
K Z80 CPU uP
|
K Z80 CPU uP
|
||||||
F www.zilog.com/manage_directlink.php?filepath=docs/z80/um0080
|
F www.zilog.com/manage_directlink.php?filepath=docs/z80/um0080
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
$CMP Z8530
|
$CMP Z8530
|
||||||
D SCC Serial Communication Controller, DIP-40
|
D SCC Serial Communication Controller, DIP-40
|
||||||
K SCC Serial Communication
|
K SCC Serial Communication
|
||||||
$ENDCMP
|
$ENDCMP
|
||||||
#
|
#
|
||||||
#End Doc Library
|
#End Doc Library
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue