Merge pull request #1344 from Misca1234/PIC16_L_F18346

Pic16 l f18346
This commit is contained in:
Rene Pöschl 2017-06-24 15:17:42 +02:00 committed by GitHub
commit 3285bc8876
4 changed files with 45225 additions and 0 deletions

View file

@ -726,6 +726,30 @@ K Flash-Based 8-Bit CMOS microcontroller regulator LIN
F http://ww1.microchip.com/downloads/en/DeviceDoc/41673A.pdf
$ENDCMP
#
$CMP PIC16F18346-GZ
D 16384W FLASH, 2048B RAM, 256B EEPROM, UQFN-20
K FLASH-Based 8-Bit CMOS Microcontroller Low Power
F http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf
$ENDCMP
#
$CMP PIC16F18346-P
D 16384W FLASH, 2048B RAM, 256B EEPROM, PDIP-20
K FLASH-Based 8-Bit CMOS Microcontroller Low Power
F http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf
$ENDCMP
#
$CMP PIC16F18346-SO
D 16384W FLASH, 2048B RAM, 256B EEPROM, SOIC-20
K FLASH-Based 8-Bit CMOS Microcontroller Low Power
F http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf
$ENDCMP
#
$CMP PIC16F18346-SS
D 16384W FLASH, 2048B RAM, 256B EEPROM, PDIP-20
K FLASH-Based 8-Bit CMOS Microcontroller Low Power
F http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf
$ENDCMP
#
$CMP PIC16F505-I/MG
D PIC16F505, 1024W FLASH, 72B SRAM, QFN16
K FLASH-Based 8bit Microcontroller

View file

@ -3008,6 +3008,146 @@ X RA0/ICSPDAT 19 -1200 400 150 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PIC16F18346-GZ
#
DEF PIC16F18346-GZ U 0 40 Y Y 1 F N
F0 "U" -650 650 50 H V C CNN
F1 "PIC16F18346-GZ" 370 650 50 H V C CNN
F2 "Housings_DFN_QFN:UQFN-20-1EP_4x4mm_Pitch0.5mm" 70 -810 50 H I C CNN
F3 "" 0 -700 50 H I C CNN
$FPLIST
*UQFN*4x4mm*Pitch0.5mm*
$ENDFPLIST
DRAW
S -700 600 700 -600 0 1 10 f
X RA3/~MCLR~/VPP 1 -800 200 100 R 50 50 1 1 B
X RC5 2 800 0 100 L 50 50 1 1 B
X RC4 3 800 100 100 L 50 50 1 1 B
X RC3 4 800 200 100 L 50 50 1 1 B
X RC6 5 800 -100 100 L 50 50 1 1 B
X RC7 6 800 -200 100 L 50 50 1 1 B
X RB7 7 -800 -500 100 R 50 50 1 1 B
X RB6 8 -800 -400 100 R 50 50 1 1 B
X RB5 9 -800 -300 100 R 50 50 1 1 B
X RB4 10 -800 -200 100 R 50 50 1 1 B
X RA4 20 -800 100 100 R 50 50 1 1 B
X RC2 11 800 300 100 L 50 50 1 1 B
X RC1 12 800 400 100 L 50 50 1 1 B
X RC0 13 800 500 100 L 50 50 1 1 B
X RA2 14 -800 300 100 R 50 50 1 1 B
X RA1/ICSPCLK 15 -800 400 100 R 50 50 1 1 B
X RA0/ICSPDAT 16 -800 500 100 R 50 50 1 1 B
X VSS 17 0 -700 100 U 50 50 1 1 W
X VDD 18 0 700 100 D 50 50 1 1 W
X RA5 19 -800 0 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PIC16F18346-P
#
DEF PIC16F18346-P U 0 40 Y Y 1 F N
F0 "U" -650 650 50 H V C CNN
F1 "PIC16F18346-P" 380 650 50 H V C CNN
F2 "Housings_DIP:DIP-20_W7.62mm" 0 -780 50 H I C CNN
F3 "" 0 -700 50 H I C CNN
$FPLIST
DIP*W7.62mm*
$ENDFPLIST
DRAW
S -700 600 700 -600 0 1 10 f
X VDD 1 0 700 100 D 50 50 1 1 W
X RA5 2 -800 0 100 R 50 50 1 1 B
X RA4 3 -800 100 100 R 50 50 1 1 B
X RA3/~MCLR~/VPP 4 -800 200 100 R 50 50 1 1 B
X RC5 5 800 0 100 L 50 50 1 1 B
X RC4 6 800 100 100 L 50 50 1 1 B
X RC3 7 800 200 100 L 50 50 1 1 B
X RC6 8 800 -100 100 L 50 50 1 1 B
X RC7 9 800 -200 100 L 50 50 1 1 B
X RB7 10 -800 -500 100 R 50 50 1 1 B
X VSS 20 0 -700 100 U 50 50 1 1 W
X RB6 11 -800 -400 100 R 50 50 1 1 B
X RB5 12 -800 -300 100 R 50 50 1 1 B
X RB4 13 -800 -200 100 R 50 50 1 1 B
X RC2 14 800 300 100 L 50 50 1 1 B
X RC1 15 800 400 100 L 50 50 1 1 B
X RC0 16 800 500 100 L 50 50 1 1 B
X RA2 17 -800 300 100 R 50 50 1 1 B
X RA1/ICSPCLK 18 -800 400 100 R 50 50 1 1 B
X RA0/ICSPDAT 19 -800 500 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PIC16F18346-SO
#
DEF PIC16F18346-SO U 0 40 Y Y 1 F N
F0 "U" -650 650 50 H V C CNN
F1 "PIC16F18346-SO" 360 650 50 H V C CNN
F2 "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm" -10 -790 50 H I C CNN
F3 "" 0 -700 50 H I C CNN
$FPLIST
SOIC*7.5x12.8mm*Pitch1.27mm*
$ENDFPLIST
DRAW
S -700 600 700 -600 0 1 10 f
X VDD 1 0 700 100 D 50 50 1 1 W
X RA5 2 -800 0 100 R 50 50 1 1 B
X RA4 3 -800 100 100 R 50 50 1 1 B
X RA3/~MCLR~/VPP 4 -800 200 100 R 50 50 1 1 B
X RC5 5 800 0 100 L 50 50 1 1 B
X RC4 6 800 100 100 L 50 50 1 1 B
X RC3 7 800 200 100 L 50 50 1 1 B
X RC6 8 800 -100 100 L 50 50 1 1 B
X RC7 9 800 -200 100 L 50 50 1 1 B
X RB7 10 -800 -500 100 R 50 50 1 1 B
X VSS 20 0 -700 100 U 50 50 1 1 W
X RB6 11 -800 -400 100 R 50 50 1 1 B
X RB5 12 -800 -300 100 R 50 50 1 1 B
X RB4 13 -800 -200 100 R 50 50 1 1 B
X RC2 14 800 300 100 L 50 50 1 1 B
X RC1 15 800 400 100 L 50 50 1 1 B
X RC0 16 800 500 100 L 50 50 1 1 B
X RA2 17 -800 300 100 R 50 50 1 1 B
X RA1/ICSPCLK 18 -800 400 100 R 50 50 1 1 B
X RA0/ICSPDAT 19 -800 500 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PIC16F18346-SS
#
DEF PIC16F18346-SS U 0 40 Y Y 1 F N
F0 "U" -650 650 50 H V C CNN
F1 "PIC16F18346-SS" 370 650 50 H V C CNN
F2 "Housings_SSOP:SSOP-20_5.3x7.2mm_Pitch0.65mm" 90 -760 50 H I C CNN
F3 "" 0 -700 50 H I C CNN
$FPLIST
SSOP*5.3x7.2mm*Pitch0.65mm*
$ENDFPLIST
DRAW
S -700 600 700 -600 0 1 10 f
X VDD 1 0 700 100 D 50 50 1 1 W
X RA5 2 -800 0 100 R 50 50 1 1 B
X RA4 3 -800 100 100 R 50 50 1 1 B
X RA3/~MCLR~/VPP 4 -800 200 100 R 50 50 1 1 B
X RC5 5 800 0 100 L 50 50 1 1 B
X RC4 6 800 100 100 L 50 50 1 1 B
X RC3 7 800 200 100 L 50 50 1 1 B
X RC6 8 800 -100 100 L 50 50 1 1 B
X RC7 9 800 -200 100 L 50 50 1 1 B
X RB7 10 -800 -500 100 R 50 50 1 1 B
X VSS 20 0 -700 100 U 50 50 1 1 W
X RB6 11 -800 -400 100 R 50 50 1 1 B
X RB5 12 -800 -300 100 R 50 50 1 1 B
X RB4 13 -800 -200 100 R 50 50 1 1 B
X RC2 14 800 300 100 L 50 50 1 1 B
X RC1 15 800 400 100 L 50 50 1 1 B
X RC0 16 800 500 100 L 50 50 1 1 B
X RA2 17 -800 300 100 R 50 50 1 1 B
X RA1/ICSPCLK 18 -800 400 100 R 50 50 1 1 B
X RA0/ICSPDAT 19 -800 500 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# PIC16F505-I/MG
#
DEF PIC16F505-I/MG U 0 40 Y Y 1 F N

File diff suppressed because it is too large Load diff

File diff suppressed because one or more lines are too long