twalz@hs-mittweida.de 2018-02-08 14:25:43 +01:00
commit 309236ec41
14 changed files with 179300 additions and 2 deletions

View File

@ -1,3 +1,9 @@
**This is a legacy repository for use with KiCad 4.0.x. It will no longer be maintained.**
The new repositories are found here:
- https://github.com/KiCad/kicad-symbols
- https://github.com/KiCad/kicad-packages3D
- https://github.com/KiCad/kicad-templates
KiCad Library
=============

View File

@ -2446,9 +2446,8 @@ $ENDFPLIST
DRAW
S -200 75 200 -200 0 1 10 f
X VI 1 -300 0 100 R 50 50 1 1 W
X GND 2 -100 -300 100 U 50 50 1 1 W
X GND 2 0 -300 100 U 50 50 1 1 W
X VO 3 300 0 100 L 50 50 1 1 w
X GND 4 100 -300 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#

138
library/xilinx-artix7.dcm Normal file
View File

@ -0,0 +1,138 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:50 PM PDT
#
$CMP XC7A15T-CPG236
K FPGA
D Artix 7 T 15 XC7A15T-CPG236
$ENDCMP
#
$CMP XC7A15T-CSG324
K FPGA
D Artix 7 T 15 XC7A15T-CSG324
$ENDCMP
#
$CMP XC7A15T-CSG325
K FPGA
D Artix 7 T 15 XC7A15T-CSG325
$ENDCMP
#
$CMP XC7A15T-FGG484
K FPGA
D Artix 7 T 15 XC7A15T-FGG484
$ENDCMP
#
$CMP XC7A15T-FTG256
K FPGA
D Artix 7 T 15 XC7A15T-FTG256
$ENDCMP
#
$CMP XC7A35T-CPG236
K FPGA
D Artix 7 T 35 XC7A35T-CPG236
$ENDCMP
#
$CMP XC7A35T-CSG324
K FPGA
D Artix 7 T 35 XC7A35T-CSG324
$ENDCMP
#
$CMP XC7A35T-CSG325
K FPGA
D Artix 7 T 35 XC7A35T-CSG325
$ENDCMP
#
$CMP XC7A35T-FGG484
K FPGA
D Artix 7 T 35 XC7A35T-FGG484
$ENDCMP
#
$CMP XC7A35T-FTG256
K FPGA
D Artix 7 T 35 XC7A35T-FTG256
$ENDCMP
#
$CMP XC7A50T-CPG236
K FPGA
D Artix 7 T 50 XC7A50T-CPG236
$ENDCMP
#
$CMP XC7A50T-CSG324
K FPGA
D Artix 7 T 50 XC7A50T-CSG324
$ENDCMP
#
$CMP XC7A50T-CSG325
K FPGA
D Artix 7 T 50 XC7A50T-CSG325
$ENDCMP
#
$CMP XC7A50T-FGG484
K FPGA
D Artix 7 T 50 XC7A50T-FGG484
$ENDCMP
#
$CMP XC7A50T-FTG256
K FPGA
D Artix 7 T 50 XC7A50T-FTG256
$ENDCMP
#
$CMP XC7A75T-CSG324
K FPGA
D Artix 7 T 75 XC7A75T-CSG324
$ENDCMP
#
$CMP XC7A75T-FGG484
K FPGA
D Artix 7 T 75 XC7A75T-FGG484
$ENDCMP
#
$CMP XC7A75T-FGG676
K FPGA
D Artix 7 T 75 XC7A75T-FGG676
$ENDCMP
#
$CMP XC7A75T-FTG256
K FPGA
D Artix 7 T 75 XC7A75T-FTG256
$ENDCMP
#
$CMP XC7A100T-CSG324
K FPGA
D Artix 7 T 100 XC7A100T-CSG324
$ENDCMP
#
$CMP XC7A100T-FGG484
K FPGA
D Artix 7 T 100 XC7A100T-FGG484
$ENDCMP
#
$CMP XC7A100T-FGG676
K FPGA
D Artix 7 T 100 XC7A100T-FGG676
$ENDCMP
#
$CMP XC7A100T-FTG256
K FPGA
D Artix 7 T 100 XC7A100T-FTG256
$ENDCMP
#
$CMP XC7A200T-FBG484
K FPGA
D Artix 7 T 200 XC7A200T-FBG484
$ENDCMP
#
$CMP XC7A200T-FBG676
K FPGA
D Artix 7 T 200 XC7A200T-FBG676
$ENDCMP
#
$CMP XC7A200T-FFG1156
K FPGA
D Artix 7 T 200 XC7A200T-FFG1156
$ENDCMP
#
$CMP XC7A200T-SBG484
K FPGA
D Artix 7 T 200 XC7A200T-SBG484
$ENDCMP
#
#End Doc Library

11220
library/xilinx-artix7.lib Normal file

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,93 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:45 PM PDT
#
$CMP XC7K70T-FBG484
K FPGA
D Kintex 7 T 70 XC7K70T-FBG484
$ENDCMP
#
$CMP XC7K70T-FBG676
K FPGA
D Kintex 7 T 70 XC7K70T-FBG676
$ENDCMP
#
$CMP XC7K160T-FBG484
K FPGA
D Kintex 7 T 160 XC7K160T-FBG484
$ENDCMP
#
$CMP XC7K160T-FBG676
K FPGA
D Kintex 7 T 160 XC7K160T-FBG676
$ENDCMP
#
$CMP XC7K160T-FFG676
K FPGA
D Kintex 7 T 160 XC7K160T-FFG676
$ENDCMP
#
$CMP XC7K325T-FBG676
K FPGA
D Kintex 7 T 325 XC7K325T-FBG676
$ENDCMP
#
$CMP XC7K325T-FBG900
K FPGA
D Kintex 7 T 325 XC7K325T-FBG900
$ENDCMP
#
$CMP XC7K325T-FFG676
K FPGA
D Kintex 7 T 325 XC7K325T-FFG676
$ENDCMP
#
$CMP XC7K325T-FFG900
K FPGA
D Kintex 7 T 325 XC7K325T-FFG900
$ENDCMP
#
$CMP XC7K355T-FFG901
K FPGA
D Kintex 7 T 355 XC7K355T-FFG901
$ENDCMP
#
$CMP XC7K410T-FBG676
K FPGA
D Kintex 7 T 410 XC7K410T-FBG676
$ENDCMP
#
$CMP XC7K410T-FBG900
K FPGA
D Kintex 7 T 410 XC7K410T-FBG900
$ENDCMP
#
$CMP XC7K410T-FFG676
K FPGA
D Kintex 7 T 410 XC7K410T-FFG676
$ENDCMP
#
$CMP XC7K410T-FFG900
K FPGA
D Kintex 7 T 410 XC7K410T-FFG900
$ENDCMP
#
$CMP XC7K420T-FFG901
K FPGA
D Kintex 7 T 420 XC7K420T-FFG901
$ENDCMP
#
$CMP XC7K420T-FFG1156
K FPGA
D Kintex 7 T 420 XC7K420T-FFG1156
$ENDCMP
#
$CMP XC7K480T-FFG901
K FPGA
D Kintex 7 T 480 XC7K480T-FFG901
$ENDCMP
#
$CMP XC7K480T-FFG1156
K FPGA
D Kintex 7 T 480 XC7K480T-FFG1156
$ENDCMP
#
#End Doc Library

14487
library/xilinx-kintex7.lib Normal file

File diff suppressed because it is too large Load Diff

228
library/xilinx-spartan6.dcm Normal file
View File

@ -0,0 +1,228 @@
EESchema-DOCLIB Version 2.0 Date: Mon 27 Mar 2017 14:27:20 PM PDT
#
$CMP XC6SLX4-CPG196
K FPGA
D Spartan 6 LX 4 XC6SLX4-CPG196
$ENDCMP
#
$CMP XC6SLX4-CSG225
K FPGA
D Spartan 6 LX 4 XC6SLX4-CSG225
$ENDCMP
#
$CMP XC6SLX4-TQG144
K FPGA
D Spartan 6 LX 4 XC6SLX4-TQG144
$ENDCMP
#
$CMP XC6SLX9-CPG196
K FPGA
D Spartan 6 LX 9 XC6SLX9-CPG196
$ENDCMP
#
$CMP XC6SLX9-CSG225
K FPGA
D Spartan 6 LX 9 XC6SLX9-CSG225
$ENDCMP
#
$CMP XC6SLX9-CSG324
K FPGA
D Spartan 6 LX 9 XC6SLX9-CSG324
$ENDCMP
#
$CMP XC6SLX9-FTG256
K FPGA
D Spartan 6 LX 9 XC6SLX9-FTG256
$ENDCMP
#
$CMP XC6SLX9-TQG144
K FPGA
D Spartan 6 LX 9 XC6SLX9-TQG144
$ENDCMP
#
$CMP XC6SLX16-CPG196
K FPGA
D Spartan 6 LX 16 XC6SLX16-CPG196
$ENDCMP
#
$CMP XC6SLX16-CSG225
K FPGA
D Spartan 6 LX 16 XC6SLX16-CSG225
$ENDCMP
#
$CMP XC6SLX16-CSG324
K FPGA
D Spartan 6 LX 16 XC6SLX16-CSG324
$ENDCMP
#
$CMP XC6SLX16-FTG256
K FPGA
D Spartan 6 LX 16 XC6SLX16-FTG256
$ENDCMP
#
$CMP XC6SLX25-CSG324
K FPGA
D Spartan 6 LX 25 XC6SLX25-CSG324
$ENDCMP
#
$CMP XC6SLX25-FGG484
K FPGA
D Spartan 6 LX 25 XC6SLX25-FGG484
$ENDCMP
#
$CMP XC6SLX25-FTG256
K FPGA
D Spartan 6 LX 25 XC6SLX25-FTG256
$ENDCMP
#
$CMP XC6SLX25T-CSG324
K FPGA
D Spartan 6 LXT 25 XC6SLX25T-CSG324
$ENDCMP
#
$CMP XC6SLX25T-FGG484
K FPGA
D Spartan 6 LXT 25 XC6SLX25T-FGG484
$ENDCMP
#
$CMP XC6SLX45-CSG324
K FPGA
D Spartan 6 LX 45 XC6SLX45-CSG324
$ENDCMP
#
$CMP XC6SLX45-CSG484
K FPGA
D Spartan 6 LX 45 XC6SLX45-CSG484
$ENDCMP
#
$CMP XC6SLX45-FGG484
K FPGA
D Spartan 6 LX 45 XC6SLX45-FGG484
$ENDCMP
#
$CMP XC6SLX45-FGG676
K FPGA
D Spartan 6 LX 45 XC6SLX45-FGG676
$ENDCMP
#
$CMP XC6SLX45T-CSG324
K FPGA
D Spartan 6 LXT 45 XC6SLX45T-CSG324
$ENDCMP
#
$CMP XC6SLX45T-CSG484
K FPGA
D Spartan 6 LXT 45 XC6SLX45T-CSG484
$ENDCMP
#
$CMP XC6SLX45T-FGG484
K FPGA
D Spartan 6 LXT 45 XC6SLX45T-FGG484
$ENDCMP
#
$CMP XC6SLX75-CSG484
K FPGA
D Spartan 6 LX 75 XC6SLX75-CSG484
$ENDCMP
#
$CMP XC6SLX75-FGG484
K FPGA
D Spartan 6 LX 75 XC6SLX75-FGG484
$ENDCMP
#
$CMP XC6SLX75-FGG676
K FPGA
D Spartan 6 LX 75 XC6SLX75-FGG676
$ENDCMP
#
$CMP XC6SLX75T-CSG484
K FPGA
D Spartan 6 LXT 75 XC6SLX75T-CSG484
$ENDCMP
#
$CMP XC6SLX75T-FGG484
K FPGA
D Spartan 6 LXT 75 XC6SLX75T-FGG484
$ENDCMP
#
$CMP XC6SLX75T-FGG676
K FPGA
D Spartan 6 LXT 75 XC6SLX75T-FGG676
$ENDCMP
#
$CMP XC6SLX100-CSG484
K FPGA
D Spartan 6 LX 100 XC6SLX100-CSG484
$ENDCMP
#
$CMP XC6SLX100-FGG484
K FPGA
D Spartan 6 LX 100 XC6SLX100-FGG484
$ENDCMP
#
$CMP XC6SLX100-FGG676
K FPGA
D Spartan 6 LX 100 XC6SLX100-FGG676
$ENDCMP
#
$CMP XC6SLX100T-CSG484
K FPGA
D Spartan 6 LXT 100 XC6SLX100T-CSG484
$ENDCMP
#
$CMP XC6SLX100T-FGG484
K FPGA
D Spartan 6 LXT 100 XC6SLX100T-FGG484
$ENDCMP
#
$CMP XC6SLX100T-FGG676
K FPGA
D Spartan 6 LXT 100 XC6SLX100T-FGG676
$ENDCMP
#
$CMP XC6SLX100T-FGG900
K FPGA
D Spartan 6 LXT 100 XC6SLX100T-FGG900
$ENDCMP
#
$CMP XC6SLX150-CSG484
K FPGA
D Spartan 6 LX 150 XC6SLX150-CSG484
$ENDCMP
#
$CMP XC6SLX150-FGG484
K FPGA
D Spartan 6 LX 150 XC6SLX150-FGG484
$ENDCMP
#
$CMP XC6SLX150-FGG676
K FPGA
D Spartan 6 LX 150 XC6SLX150-FGG676
$ENDCMP
#
$CMP XC6SLX150-FGG900
K FPGA
D Spartan 6 LX 150 XC6SLX150-FGG900
$ENDCMP
#
$CMP XC6SLX150T-CSG484
K FPGA
D Spartan 6 LXT 150 XC6SLX150T-CSG484
$ENDCMP
#
$CMP XC6SLX150T-FGG484
K FPGA
D Spartan 6 LXT 150 XC6SLX150T-FGG484
$ENDCMP
#
$CMP XC6SLX150T-FGG676
K FPGA
D Spartan 6 LXT 150 XC6SLX150T-FGG676
$ENDCMP
#
$CMP XC6SLX150T-FGG900
K FPGA
D Spartan 6 LXT 150 XC6SLX150T-FGG900
$ENDCMP
#
#End Doc Library

20370
library/xilinx-spartan6.lib Normal file

File diff suppressed because it is too large Load Diff

208
library/xilinx-virtex5.dcm Normal file
View File

@ -0,0 +1,208 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:51:45 PM PDT
#
$CMP XC5VFX30T-FF665
K FPGA
D Virtex 5 FXT 30 XC5VFX30T-FF665
$ENDCMP
#
$CMP XC5VFX70T-FF665
K FPGA
D Virtex 5 FXT 70 XC5VFX70T-FF665
$ENDCMP
#
$CMP XC5VFX70T-FF1136
K FPGA
D Virtex 5 FXT 70 XC5VFX70T-FF1136
$ENDCMP
#
$CMP XC5VFX100T-FF1136
K FPGA
D Virtex 5 FXT 100 XC5VFX100T-FF1136
$ENDCMP
#
$CMP XC5VFX100T-FF1738
K FPGA
D Virtex 5 FXT 100 XC5VFX100T-FF1738
$ENDCMP
#
$CMP XC5VFX130T-FF1738
K FPGA
D Virtex 5 FXT 130 XC5VFX130T-FF1738
$ENDCMP
#
$CMP XC5VFX200T-FF1738
K FPGA
D Virtex 5 FXT 200 XC5VFX200T-FF1738
$ENDCMP
#
$CMP XC5VLX20T-FF323
K FPGA
D Virtex 5 LXT 20 XC5VLX20T-FF323
$ENDCMP
#
$CMP XC5VLX30-FF324
K FPGA
D Virtex 5 LX 30 XC5VLX30-FF324
$ENDCMP
#
$CMP XC5VLX30-FF676
K FPGA
D Virtex 5 LX 30 XC5VLX30-FF676
$ENDCMP
#
$CMP XC5VLX30T-FF323
K FPGA
D Virtex 5 LXT 30 XC5VLX30T-FF323
$ENDCMP
#
$CMP XC5VLX30T-FF665
K FPGA
D Virtex 5 LXT 30 XC5VLX30T-FF665
$ENDCMP
#
$CMP XC5VLX50-FF324
K FPGA
D Virtex 5 LX 50 XC5VLX50-FF324
$ENDCMP
#
$CMP XC5VLX50-FF676
K FPGA
D Virtex 5 LX 50 XC5VLX50-FF676
$ENDCMP
#
$CMP XC5VLX50-FF1153
K FPGA
D Virtex 5 LX 50 XC5VLX50-FF1153
$ENDCMP
#
$CMP XC5VLX50T-FF665
K FPGA
D Virtex 5 LXT 50 XC5VLX50T-FF665
$ENDCMP
#
$CMP XC5VLX50T-FF1136
K FPGA
D Virtex 5 LXT 50 XC5VLX50T-FF1136
$ENDCMP
#
$CMP XC5VLX85-FF676
K FPGA
D Virtex 5 LX 85 XC5VLX85-FF676
$ENDCMP
#
$CMP XC5VLX85-FF1153
K FPGA
D Virtex 5 LX 85 XC5VLX85-FF1153
$ENDCMP
#
$CMP XC5VLX85T-FF1136
K FPGA
D Virtex 5 LXT 85 XC5VLX85T-FF1136
$ENDCMP
#
$CMP XC5VLX110-FF676
K FPGA
D Virtex 5 LX 110 XC5VLX110-FF676
$ENDCMP
#
$CMP XC5VLX110-FF1153
K FPGA
D Virtex 5 LX 110 XC5VLX110-FF1153
$ENDCMP
#
$CMP XC5VLX110-FF1760
K FPGA
D Virtex 5 LX 110 XC5VLX110-FF1760
$ENDCMP
#
$CMP XC5VLX110T-FF1136
K FPGA
D Virtex 5 LXT 110 XC5VLX110T-FF1136
$ENDCMP
#
$CMP XC5VLX110T-FF1738
K FPGA
D Virtex 5 LXT 110 XC5VLX110T-FF1738
$ENDCMP
#
$CMP XC5VLX155-FF1153
K FPGA
D Virtex 5 LX 155 XC5VLX155-FF1153
$ENDCMP
#
$CMP XC5VLX155-FF1760
K FPGA
D Virtex 5 LX 155 XC5VLX155-FF1760
$ENDCMP
#
$CMP XC5VLX155T-FF1136
K FPGA
D Virtex 5 LXT 155 XC5VLX155T-FF1136
$ENDCMP
#
$CMP XC5VLX155T-FF1738
K FPGA
D Virtex 5 LXT 155 XC5VLX155T-FF1738
$ENDCMP
#
$CMP XC5VLX220-FF1760
K FPGA
D Virtex 5 LX 220 XC5VLX220-FF1760
$ENDCMP
#
$CMP XC5VLX220T-FF1738
K FPGA
D Virtex 5 LXT 220 XC5VLX220T-FF1738
$ENDCMP
#
$CMP XC5VLX330-FF1760
K FPGA
D Virtex 5 LX 330 XC5VLX330-FF1760
$ENDCMP
#
$CMP XC5VLX330T-FF1738
K FPGA
D Virtex 5 LXT 330 XC5VLX330T-FF1738
$ENDCMP
#
$CMP XC5VSX35T-FF665
K FPGA
D Virtex 5 SXT 35 XC5VSX35T-FF665
$ENDCMP
#
$CMP XC5VSX50T-FF665
K FPGA
D Virtex 5 SXT 50 XC5VSX50T-FF665
$ENDCMP
#
$CMP XC5VSX50T-FF1136
K FPGA
D Virtex 5 SXT 50 XC5VSX50T-FF1136
$ENDCMP
#
$CMP XC5VSX95T-FF1136
K FPGA
D Virtex 5 SXT 95 XC5VSX95T-FF1136
$ENDCMP
#
$CMP XC5VSX240T-FF1738
K FPGA
D Virtex 5 SXT 240 XC5VSX240T-FF1738
$ENDCMP
#
$CMP XC5VTX150T-FF1156
K FPGA
D Virtex 5 TXT 150 XC5VTX150T-FF1156
$ENDCMP
#
$CMP XC5VTX150T-FF1759
K FPGA
D Virtex 5 TXT 150 XC5VTX150T-FF1759
$ENDCMP
#
$CMP XC5VTX240T-FF1759
K FPGA
D Virtex 5 TXT 240 XC5VTX240T-FF1759
$ENDCMP
#
#End Doc Library

44383
library/xilinx-virtex5.lib Normal file

File diff suppressed because it is too large Load Diff

143
library/xilinx-virtex6.dcm Normal file
View File

@ -0,0 +1,143 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:46:08 PM PDT
#
$CMP XC6VHX250T-FF1154
K FPGA
D Virtex 6 HXT 250 XC6VHX250T-FF1154
$ENDCMP
#
$CMP XC6VHX255T-FF1155
K FPGA
D Virtex 6 HXT 255 XC6VHX255T-FF1155
$ENDCMP
#
$CMP XC6VHX255T-FF1923
K FPGA
D Virtex 6 HXT 255 XC6VHX255T-FF1923
$ENDCMP
#
$CMP XC6VHX380T-FF1154
K FPGA
D Virtex 6 HXT 380 XC6VHX380T-FF1154
$ENDCMP
#
$CMP XC6VHX380T-FF1155
K FPGA
D Virtex 6 HXT 380 XC6VHX380T-FF1155
$ENDCMP
#
$CMP XC6VHX380T-FF1923
K FPGA
D Virtex 6 HXT 380 XC6VHX380T-FF1923
$ENDCMP
#
$CMP XC6VHX380T-FF1924
K FPGA
D Virtex 6 HXT 380 XC6VHX380T-FF1924
$ENDCMP
#
$CMP XC6VHX565T-FF1923
K FPGA
D Virtex 6 HXT 565 XC6VHX565T-FF1923
$ENDCMP
#
$CMP XC6VHX565T-FF1924
K FPGA
D Virtex 6 HXT 565 XC6VHX565T-FF1924
$ENDCMP
#
$CMP XC6VLX75T-FF484
K FPGA
D Virtex 6 LXT 75 XC6VLX75T-FF484
$ENDCMP
#
$CMP XC6VLX75T-FF784
K FPGA
D Virtex 6 LXT 75 XC6VLX75T-FF784
$ENDCMP
#
$CMP XC6VLX130T-FF484
K FPGA
D Virtex 6 LXT 130 XC6VLX130T-FF484
$ENDCMP
#
$CMP XC6VLX130T-FF784
K FPGA
D Virtex 6 LXT 130 XC6VLX130T-FF784
$ENDCMP
#
$CMP XC6VLX130T-FF1156
K FPGA
D Virtex 6 LXT 130 XC6VLX130T-FF1156
$ENDCMP
#
$CMP XC6VLX195T-FF784
K FPGA
D Virtex 6 LXT 195 XC6VLX195T-FF784
$ENDCMP
#
$CMP XC6VLX195T-FF1156
K FPGA
D Virtex 6 LXT 195 XC6VLX195T-FF1156
$ENDCMP
#
$CMP XC6VLX240T-FF784
K FPGA
D Virtex 6 LXT 240 XC6VLX240T-FF784
$ENDCMP
#
$CMP XC6VLX240T-FF1156
K FPGA
D Virtex 6 LXT 240 XC6VLX240T-FF1156
$ENDCMP
#
$CMP XC6VLX240T-FF1759
K FPGA
D Virtex 6 LXT 240 XC6VLX240T-FF1759
$ENDCMP
#
$CMP XC6VLX365T-FF1156
K FPGA
D Virtex 6 LXT 365 XC6VLX365T-FF1156
$ENDCMP
#
$CMP XC6VLX365T-FF1759
K FPGA
D Virtex 6 LXT 365 XC6VLX365T-FF1759
$ENDCMP
#
$CMP XC6VLX550T-FF1759
K FPGA
D Virtex 6 LXT 550 XC6VLX550T-FF1759
$ENDCMP
#
$CMP XC6VLX550T-FF1760
K FPGA
D Virtex 6 LXT 550 XC6VLX550T-FF1760
$ENDCMP
#
$CMP XC6VLX760-FF1760
K FPGA
D Virtex 6 LX 760 XC6VLX760-FF1760
$ENDCMP
#
$CMP XC6VSX315T-FF1156
K FPGA
D Virtex 6 SXT 315 XC6VSX315T-FF1156
$ENDCMP
#
$CMP XC6VSX315T-FF1759
K FPGA
D Virtex 6 SXT 315 XC6VSX315T-FF1759
$ENDCMP
#
$CMP XC6VSX475T-FF1156
K FPGA
D Virtex 6 SXT 475 XC6VSX475T-FF1156
$ENDCMP
#
$CMP XC6VSX475T-FF1759
K FPGA
D Virtex 6 SXT 475 XC6VSX475T-FF1759
$ENDCMP
#
#End Doc Library

37436
library/xilinx-virtex6.lib Normal file

File diff suppressed because it is too large Load Diff

158
library/xilinx-virtex7.dcm Normal file
View File

@ -0,0 +1,158 @@
EESchema-DOCLIB Version 2.0 Date: Fri 27 Mar 2015 15:45:39 PM PDT
#
$CMP XC7V585T-FFG1157
K FPGA
D Virtex 7 T 585 XC7V585T-FFG1157
$ENDCMP
#
$CMP XC7V585T-FFG1761
K FPGA
D Virtex 7 T 585 XC7V585T-FFG1761
$ENDCMP
#
$CMP XC7V2000T-FHG1761
K FPGA
D Virtex 7 T 2000 XC7V2000T-FHG1761
$ENDCMP
#
$CMP XC7V2000T-FLG1925
K FPGA
D Virtex 7 T 2000 XC7V2000T-FLG1925
$ENDCMP
#
$CMP XC7VH580T-FLG1155
K FPGA
D Virtex 7 HT 580 XC7VH580T-FLG1155
$ENDCMP
#
$CMP XC7VH580T-FLG1931
K FPGA
D Virtex 7 HT 580 XC7VH580T-FLG1931
$ENDCMP
#
$CMP XC7VH870T-FLG1932
K FPGA
D Virtex 7 HT 870 XC7VH870T-FLG1932
$ENDCMP
#
$CMP XC7VX330T-FFG1157
K FPGA
D Virtex 7 XT 330 XC7VX330T-FFG1157
$ENDCMP
#
$CMP XC7VX330T-FFG1761
K FPGA
D Virtex 7 XT 330 XC7VX330T-FFG1761
$ENDCMP
#
$CMP XC7VX415T-FFG1157
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1157
$ENDCMP
#
$CMP XC7VX415T-FFG1158
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1158
$ENDCMP
#
$CMP XC7VX415T-FFG1927
K FPGA
D Virtex 7 XT 415 XC7VX415T-FFG1927
$ENDCMP
#
$CMP XC7VX485T-FFG1157
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1157
$ENDCMP
#
$CMP XC7VX485T-FFG1158
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1158
$ENDCMP
#
$CMP XC7VX485T-FFG1761
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1761
$ENDCMP
#
$CMP XC7VX485T-FFG1927
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1927
$ENDCMP
#
$CMP XC7VX485T-FFG1930
K FPGA
D Virtex 7 XT 485 XC7VX485T-FFG1930
$ENDCMP
#
$CMP XC7VX550T-FFG1158
K FPGA
D Virtex 7 XT 550 XC7VX550T-FFG1158
$ENDCMP
#
$CMP XC7VX550T-FFG1927
K FPGA
D Virtex 7 XT 550 XC7VX550T-FFG1927
$ENDCMP
#
$CMP XC7VX690T-FFG1157
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1157
$ENDCMP
#
$CMP XC7VX690T-FFG1158
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1158
$ENDCMP
#
$CMP XC7VX690T-FFG1761
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1761
$ENDCMP
#
$CMP XC7VX690T-FFG1926
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1926
$ENDCMP
#
$CMP XC7VX690T-FFG1927
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1927
$ENDCMP
#
$CMP XC7VX690T-FFG1930
K FPGA
D Virtex 7 XT 690 XC7VX690T-FFG1930
$ENDCMP
#
$CMP XC7VX980T-FFG1926
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1926
$ENDCMP
#
$CMP XC7VX980T-FFG1928
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1928
$ENDCMP
#
$CMP XC7VX980T-FFG1930
K FPGA
D Virtex 7 XT 980 XC7VX980T-FFG1930
$ENDCMP
#
$CMP XC7VX1140T-FLG1926
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1926
$ENDCMP
#
$CMP XC7VX1140T-FLG1928
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1928
$ENDCMP
#
$CMP XC7VX1140T-FLG1930
K FPGA
D Virtex 7 XT 1140 XC7VX1140T-FLG1930
$ENDCMP
#
#End Doc Library

50429
library/xilinx-virtex7.lib Normal file

File diff suppressed because it is too large Load Diff