Add Fio board

This commit is contained in:
Jonathan Iapicco 2015-04-04 15:09:34 +00:00
parent 12315c2d5e
commit 2199719d13
14 changed files with 8030 additions and 0 deletions

View file

@ -0,0 +1,58 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3.3V
#
DEF +3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -40 30 H I C CNN
F1 "+3.3V" 0 110 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
ALIAS +3,3V
DRAW
X +3.3V 1 0 0 0 U 30 30 0 0 W N
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
ENDDRAW
ENDDEF
#
# CONN_14
#
DEF CONN_14 P 0 40 Y N 1 F N
F0 "P" -30 0 60 V V C CNN
F1 "CONN_14" 80 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -100 700 150 -700 0 1 0 N
X P1 1 -350 650 250 R 50 50 1 1 P I
X P2 2 -350 550 250 R 50 50 1 1 P I
X P3 3 -350 450 250 R 50 50 1 1 P I
X P4 4 -350 350 250 R 50 50 1 1 P I
X P5 5 -350 250 250 R 50 50 1 1 P I
X P6 6 -350 150 250 R 50 50 1 1 P I
X P7 7 -350 50 250 R 50 50 1 1 P I
X P8 8 -350 -50 250 R 50 50 1 1 P I
X P9 9 -350 -150 250 R 50 50 1 1 P I
X P10 10 -350 -250 250 R 50 50 1 1 P I
X P11 11 -350 -350 250 R 50 50 1 1 P I
X P12 12 -350 -450 250 R 50 50 1 1 P I
X P13 13 -350 -550 250 R 50 50 1 1 P I
X P14 14 -350 -650 250 R 50 50 1 1 P I
ENDDRAW
ENDDEF
#
# GND
#
DEF ~GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 0 30 H I C CNN
F1 "GND" 0 -70 30 H I C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
X GND 1 0 0 0 U 30 30 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View file

@ -0,0 +1,235 @@
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Arduino_Fio-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L CONN_14 P1
U 1 1 551FCE8A
P 9700 1725
F 0 "P1" V 9670 1725 60 0000 C CNN
F 1 "Digital" V 9780 1725 60 0000 C CNN
F 2 "Socket_Arduino_Fio:Socket_Strip_Straight_1x14" H 9700 1725 60 0001 C CNN
F 3 "" H 9700 1725 60 0000 C CNN
1 9700 1725
1 0 0 -1
$EndComp
$Comp
L CONN_14 P2
U 1 1 551FCED2
P 10125 1725
F 0 "P2" V 10095 1725 60 0000 C CNN
F 1 "Analog" V 10205 1725 60 0000 C CNN
F 2 "Socket_Arduino_Fio:Socket_Strip_Straight_1x14" H 10125 1725 60 0001 C CNN
F 3 "" H 10125 1725 60 0000 C CNN
1 10125 1725
-1 0 0 -1
$EndComp
Text Label 8650 1275 0 60 ~ 0
2
Text Label 8650 1375 0 60 ~ 0
3(**)
Text Label 8650 1475 0 60 ~ 0
4
Text Label 8650 1575 0 60 ~ 0
5(**)
Text Label 8650 1675 0 60 ~ 0
6(**)
Text Label 8650 1775 0 60 ~ 0
7
Text Label 8650 1875 0 60 ~ 0
8
Text Label 8650 1975 0 60 ~ 0
9(**)
Text Label 8650 2075 0 60 ~ 0
10(**/SCK)
Text Label 8650 2175 0 60 ~ 0
11(**/MOSI)
Text Label 8650 2275 0 60 ~ 0
12(MISO)
Text Label 8650 2375 0 60 ~ 0
13(SS)
Text Label 10700 2375 0 60 ~ 0
A7
Text Label 10700 2275 0 60 ~ 0
A6
Text Label 10700 2175 0 60 ~ 0
A5(SCL)
Text Label 10700 2075 0 60 ~ 0
A4(SDA)
Text Label 10700 1975 0 60 ~ 0
A3
Text Label 10700 1875 0 60 ~ 0
A2
Text Label 10700 1775 0 60 ~ 0
A1
Text Label 10700 1675 0 60 ~ 0
A0
Text Label 10700 1575 0 60 ~ 0
DTR
Text Label 10700 1475 0 60 ~ 0
TxO
Text Label 10700 1375 0 60 ~ 0
RxI
Text Label 10700 1175 0 60 ~ 0
AREF
$Comp
L GND #PWR01
U 1 1 551FD34C
P 9275 2550
F 0 "#PWR01" H 9275 2550 30 0001 C CNN
F 1 "GND" H 9275 2480 30 0001 C CNN
F 2 "" H 9275 2550 60 0000 C CNN
F 3 "" H 9275 2550 60 0000 C CNN
1 9275 2550
1 0 0 -1
$EndComp
$Comp
L GND #PWR02
U 1 1 551FD39C
P 10625 2550
F 0 "#PWR02" H 10625 2550 30 0001 C CNN
F 1 "GND" H 10625 2480 30 0001 C CNN
F 2 "" H 10625 2550 60 0000 C CNN
F 3 "" H 10625 2550 60 0000 C CNN
1 10625 2550
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR03
U 1 1 551FD4E9
P 9275 900
F 0 "#PWR03" H 9275 860 30 0001 C CNN
F 1 "+3.3V" H 9275 1010 30 0000 C CNN
F 2 "" H 9275 900 60 0000 C CNN
F 3 "" H 9275 900 60 0000 C CNN
1 9275 900
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR04
U 1 1 551FD521
P 10550 900
F 0 "#PWR04" H 10550 860 30 0001 C CNN
F 1 "+3.3V" H 10550 1010 30 0000 C CNN
F 2 "" H 10550 900 60 0000 C CNN
F 3 "" H 10550 900 60 0000 C CNN
1 10550 900
1 0 0 -1
$EndComp
Text Notes 8600 575 0 60 ~ 0
Shield Arduino Fio
Wire Wire Line
8650 1275 9350 1275
Wire Wire Line
8650 1375 9350 1375
Wire Wire Line
8650 1475 9350 1475
Wire Wire Line
8650 1575 9350 1575
Wire Wire Line
8650 1675 9350 1675
Wire Wire Line
8650 1775 9350 1775
Wire Wire Line
8650 1875 9350 1875
Wire Wire Line
8650 1975 9350 1975
Wire Wire Line
8650 2075 9350 2075
Wire Wire Line
8650 2175 9350 2175
Wire Wire Line
8650 2275 9350 2275
Wire Wire Line
8650 2375 9350 2375
Wire Wire Line
10475 1175 11075 1175
Wire Wire Line
10475 1375 11075 1375
Wire Wire Line
10475 1475 11075 1475
Wire Wire Line
10475 1575 11075 1575
Wire Wire Line
10475 1675 11075 1675
Wire Wire Line
10475 1775 11075 1775
Wire Wire Line
10475 1875 11075 1875
Wire Wire Line
10475 1975 11075 1975
Wire Wire Line
10475 2075 11075 2075
Wire Wire Line
10475 2175 11075 2175
Wire Wire Line
10475 2275 11075 2275
Wire Wire Line
10475 2375 11075 2375
Wire Wire Line
10550 900 10550 1275
Wire Wire Line
9275 1175 9275 2550
Wire Wire Line
9350 1175 9275 1175
Wire Wire Line
9275 900 9275 1075
Wire Wire Line
9275 1075 9350 1075
Wire Wire Line
10550 1275 10475 1275
Wire Wire Line
10625 1075 10625 2550
Wire Wire Line
10625 1075 10475 1075
Wire Notes Line
8575 475 8575 2675
Wire Notes Line
8575 650 9500 650
Wire Notes Line
9500 650 9500 475
Wire Notes Line
8575 2675 11225 2675
$EndSCHEMATC

View file

@ -0,0 +1,17 @@
Cmp-Mod V01 Created by Cvpcb (2015-03-25 BZR 5536)-product date = sam. 04 avril 2015 11:58:44 UTC
BeginCmp
TimeStamp = /551FCE8A;
Reference = P1;
ValeurCmp = Digital;
IdModule = Socket_Arduino_Fio:Socket_Strip_Straight_1x14;
EndCmp
BeginCmp
TimeStamp = /551FCED2;
Reference = P2;
ValeurCmp = Analog;
IdModule = Socket_Arduino_Fio:Socket_Strip_Straight_1x14;
EndCmp
EndListe

View file

@ -0,0 +1,304 @@
(kicad_pcb (version 4) (host pcbnew "(2015-03-25 BZR 5536)-product")
(general
(links 2)
(no_connects 2)
(area 127.457999 61.011999 155.498001 127.481001)
(thickness 1.6)
(drawings 29)
(tracks 0)
(zones 0)
(modules 2)
(nets 27)
)
(page A4)
(title_block
(date "sam. 04 avril 2015")
)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.25)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.2)
(segment_width 0.15)
(edge_width 0.1)
(via_size 0.6)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.5 1.5)
(pad_drill 0.6)
(pad_to_mask_clearance 0)
(aux_axis_origin 128.778 126.746)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x00030_80000001)
(usegerberextensions false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15)
(hpglpenoverlay 2)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 +3.3V)
(net 2 GND)
(net 3 /2)
(net 4 "/3(**)")
(net 5 /4)
(net 6 "/5(**)")
(net 7 "/6(**)")
(net 8 /7)
(net 9 /8)
(net 10 "/9(**)")
(net 11 "/10(**/SCK)")
(net 12 "/11(**/MOSI)")
(net 13 "/12(MISO)")
(net 14 "/13(SS)")
(net 15 /AREF)
(net 16 /RxI)
(net 17 /TxO)
(net 18 /DTR)
(net 19 /A0)
(net 20 /A1)
(net 21 /A2)
(net 22 /A3)
(net 23 "/A4(SDA)")
(net 24 "/A5(SCL)")
(net 25 /A6)
(net 26 /A7)
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.25)
(via_dia 0.6)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net +3.3V)
(add_net "/10(**/SCK)")
(add_net "/11(**/MOSI)")
(add_net "/12(MISO)")
(add_net "/13(SS)")
(add_net /2)
(add_net "/3(**)")
(add_net /4)
(add_net "/5(**)")
(add_net "/6(**)")
(add_net /7)
(add_net /8)
(add_net "/9(**)")
(add_net /A0)
(add_net /A1)
(add_net /A2)
(add_net /A3)
(add_net "/A4(SDA)")
(add_net "/A5(SCL)")
(add_net /A6)
(add_net /A7)
(add_net /AREF)
(add_net /DTR)
(add_net /RxI)
(add_net /TxO)
(add_net GND)
)
(module Socket_Arduino_Fio:Socket_Strip_Straight_1x14 (layer F.Cu) (tedit 551FD5D4) (tstamp 551FD256)
(at 130.048 92.456 270)
(descr "Through hole socket strip")
(tags "socket strip")
(path /551FCE8A)
(fp_text reference P1 (at 0 -2.794 270) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Digital (at 3.81 -2.794 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.27 -1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 34.8 -1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 -1.75) (end 34.8 -1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.27 -1.27) (end 34.29 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 -1.27) (end 34.29 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 1 +3.3V))
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 2 GND))
(pad 3 thru_hole oval (at 5.08 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 3 /2))
(pad 4 thru_hole oval (at 7.62 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 4 "/3(**)"))
(pad 5 thru_hole oval (at 10.16 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 5 /4))
(pad 6 thru_hole oval (at 12.7 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 6 "/5(**)"))
(pad 7 thru_hole oval (at 15.24 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 7 "/6(**)"))
(pad 8 thru_hole oval (at 17.78 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 8 /7))
(pad 9 thru_hole oval (at 20.32 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 9 /8))
(pad 10 thru_hole oval (at 22.86 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 10 "/9(**)"))
(pad 11 thru_hole oval (at 25.4 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 11 "/10(**/SCK)"))
(pad 12 thru_hole oval (at 27.94 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 12 "/11(**/MOSI)"))
(pad 13 thru_hole oval (at 30.48 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 13 "/12(MISO)"))
(pad 14 thru_hole oval (at 33.02 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 14 "/13(SS)"))
(model ${KIPRJMOD}/Socket_Arduino_Fio.3dshapes/Socket_header_Arduino_1x14.wrl
(at (xyz 0.65 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)
(module Socket_Arduino_Fio:Socket_Strip_Straight_1x14 (layer F.Cu) (tedit 551FD5EA) (tstamp 551FD273)
(at 152.908 92.456 270)
(descr "Through hole socket strip")
(tags "socket strip")
(path /551FCED2)
(fp_text reference P2 (at 0 2.794 270) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Analog (at 3.81 2.794 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.27 -1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 34.8 -1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 -1.75) (end 34.8 -1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.27 -1.27) (end 34.29 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 -1.27) (end 34.29 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 2 GND))
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 15 /AREF))
(pad 3 thru_hole oval (at 5.08 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 1 +3.3V))
(pad 4 thru_hole oval (at 7.62 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 16 /RxI))
(pad 5 thru_hole oval (at 10.16 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 17 /TxO))
(pad 6 thru_hole oval (at 12.7 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 18 /DTR))
(pad 7 thru_hole oval (at 15.24 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 19 /A0))
(pad 8 thru_hole oval (at 17.78 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 20 /A1))
(pad 9 thru_hole oval (at 20.32 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 21 /A2))
(pad 10 thru_hole oval (at 22.86 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 22 /A3))
(pad 11 thru_hole oval (at 25.4 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 23 "/A4(SDA)"))
(pad 12 thru_hole oval (at 27.94 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 24 "/A5(SCL)"))
(pad 13 thru_hole oval (at 30.48 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 25 /A6))
(pad 14 thru_hole oval (at 33.02 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 26 /A7))
(model ${KIPRJMOD}/Socket_Arduino_Fio.3dshapes/Socket_header_Arduino_1x14.wrl
(at (xyz 0.65 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)
(gr_line (start 138.938 124.206) (end 138.938 119.126) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 144.018 124.206) (end 138.938 124.206) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 144.018 119.126) (end 144.018 124.206) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 138.938 119.126) (end 144.018 119.126) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_circle (center 141.478 121.666) (end 140.208 121.666) (layer Dwgs.User) (width 0.15))
(gr_line (start 137.668 117.856) (end 137.668 112.776) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 145.288 117.856) (end 137.668 117.856) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 145.288 112.776) (end 145.288 117.856) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 137.668 112.776) (end 145.288 112.776) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 148.59 91.059) (end 148.59 83.693) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 152.146 91.059) (end 148.59 91.059) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 152.146 83.693) (end 152.146 91.059) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 148.59 83.693) (end 152.146 83.693) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 140.97 61.087) (end 133.35 61.087) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 140.97 70.866) (end 140.97 61.087) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 133.35 70.866) (end 140.97 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 133.35 61.087) (end 133.35 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 143.002 70.866) (end 143.002 62.738) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 151.13 70.866) (end 143.002 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 151.13 62.738) (end 151.13 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 143.002 62.738) (end 151.13 62.738) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 128.778 83.566) (end 128.778 126.746) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 127.508 82.296) (end 128.778 83.566) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 127.508 61.976) (end 127.508 82.296) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 155.448 61.976) (end 127.508 61.976) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 155.448 82.296) (end 155.448 61.976) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 154.178 83.566) (end 155.448 82.296) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 154.178 126.746) (end 154.178 83.566) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 128.778 126.746) (end 154.178 126.746) (angle 90) (layer Edge.Cuts) (width 0.1))
)

View file

@ -0,0 +1,304 @@
(kicad_pcb (version 4) (host pcbnew "(2015-03-25 BZR 5536)-product")
(general
(links 2)
(no_connects 2)
(area -1.320001 -64.820001 26.720001 0.050001)
(thickness 1.6)
(drawings 29)
(tracks 0)
(zones 0)
(modules 2)
(nets 27)
)
(page A4)
(title_block
(date "sam. 04 avril 2015")
)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.25)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.2)
(segment_width 0.15)
(edge_width 0.1)
(via_size 0.6)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.3)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.5 1.5)
(pad_drill 0.6)
(pad_to_mask_clearance 0)
(aux_axis_origin 128.778 126.746)
(visible_elements FFFFFF7F)
(pcbplotparams
(layerselection 0x00030_80000001)
(usegerberextensions false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15)
(hpglpenoverlay 2)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 +3.3V)
(net 2 GND)
(net 3 /2)
(net 4 "/3(**)")
(net 5 /4)
(net 6 "/5(**)")
(net 7 "/6(**)")
(net 8 /7)
(net 9 /8)
(net 10 "/9(**)")
(net 11 "/10(**/SCK)")
(net 12 "/11(**/MOSI)")
(net 13 "/12(MISO)")
(net 14 "/13(SS)")
(net 15 /AREF)
(net 16 /RxI)
(net 17 /TxO)
(net 18 /DTR)
(net 19 /A0)
(net 20 /A1)
(net 21 /A2)
(net 22 /A3)
(net 23 "/A4(SDA)")
(net 24 "/A5(SCL)")
(net 25 /A6)
(net 26 /A7)
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.25)
(via_dia 0.6)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net +3.3V)
(add_net "/10(**/SCK)")
(add_net "/11(**/MOSI)")
(add_net "/12(MISO)")
(add_net "/13(SS)")
(add_net /2)
(add_net "/3(**)")
(add_net /4)
(add_net "/5(**)")
(add_net "/6(**)")
(add_net /7)
(add_net /8)
(add_net "/9(**)")
(add_net /A0)
(add_net /A1)
(add_net /A2)
(add_net /A3)
(add_net "/A4(SDA)")
(add_net "/A5(SCL)")
(add_net /A6)
(add_net /A7)
(add_net /AREF)
(add_net /DTR)
(add_net /RxI)
(add_net /TxO)
(add_net GND)
)
(module Socket_Arduino_Fio:Socket_Strip_Straight_1x14 (layer F.Cu) (tedit 551FD5D4) (tstamp 551FD256)
(at 130.048 92.456 270)
(descr "Through hole socket strip")
(tags "socket strip")
(path /551FCE8A)
(fp_text reference P1 (at 0 -2.794 270) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Digital (at 3.81 -2.794 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.27 -1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 34.8 -1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 -1.75) (end 34.8 -1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.27 -1.27) (end 34.29 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 -1.27) (end 34.29 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 1 +3.3V))
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 2 GND))
(pad 3 thru_hole oval (at 5.08 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 3 /2))
(pad 4 thru_hole oval (at 7.62 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 4 "/3(**)"))
(pad 5 thru_hole oval (at 10.16 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 5 /4))
(pad 6 thru_hole oval (at 12.7 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 6 "/5(**)"))
(pad 7 thru_hole oval (at 15.24 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 7 "/6(**)"))
(pad 8 thru_hole oval (at 17.78 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 8 /7))
(pad 9 thru_hole oval (at 20.32 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 9 /8))
(pad 10 thru_hole oval (at 22.86 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 10 "/9(**)"))
(pad 11 thru_hole oval (at 25.4 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 11 "/10(**/SCK)"))
(pad 12 thru_hole oval (at 27.94 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 12 "/11(**/MOSI)"))
(pad 13 thru_hole oval (at 30.48 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 13 "/12(MISO)"))
(pad 14 thru_hole oval (at 33.02 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 14 "/13(SS)"))
(model ${KIPRJMOD}/Socket_Arduino_Fio.3dshapes/Socket_header_Arduino_1x14.wrl
(at (xyz 0.65 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)
(module Socket_Arduino_Fio:Socket_Strip_Straight_1x14 (layer F.Cu) (tedit 551FD5EA) (tstamp 551FD273)
(at 152.908 92.456 270)
(descr "Through hole socket strip")
(tags "socket strip")
(path /551FCED2)
(fp_text reference P2 (at 0 2.794 270) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Analog (at 3.81 2.794 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.27 -1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 34.8 -1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 -1.75) (end 34.8 -1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.27 -1.27) (end 34.29 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 -1.27) (end 34.29 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 2 GND))
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 15 /AREF))
(pad 3 thru_hole oval (at 5.08 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 1 +3.3V))
(pad 4 thru_hole oval (at 7.62 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 16 /RxI))
(pad 5 thru_hole oval (at 10.16 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 17 /TxO))
(pad 6 thru_hole oval (at 12.7 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 18 /DTR))
(pad 7 thru_hole oval (at 15.24 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 19 /A0))
(pad 8 thru_hole oval (at 17.78 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 20 /A1))
(pad 9 thru_hole oval (at 20.32 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 21 /A2))
(pad 10 thru_hole oval (at 22.86 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 22 /A3))
(pad 11 thru_hole oval (at 25.4 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 23 "/A4(SDA)"))
(pad 12 thru_hole oval (at 27.94 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 24 "/A5(SCL)"))
(pad 13 thru_hole oval (at 30.48 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 25 /A6))
(pad 14 thru_hole oval (at 33.02 0 270) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS)
(net 26 /A7))
(model ${KIPRJMOD}/Socket_Arduino_Fio.3dshapes/Socket_header_Arduino_1x14.wrl
(at (xyz 0.65 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)
(gr_line (start 138.938 124.206) (end 138.938 119.126) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 144.018 124.206) (end 138.938 124.206) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 144.018 119.126) (end 144.018 124.206) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 138.938 119.126) (end 144.018 119.126) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_circle (center 141.478 121.666) (end 140.208 121.666) (layer Dwgs.User) (width 0.15))
(gr_line (start 137.668 117.856) (end 137.668 112.776) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 145.288 117.856) (end 137.668 117.856) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 145.288 112.776) (end 145.288 117.856) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 137.668 112.776) (end 145.288 112.776) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 148.59 91.059) (end 148.59 83.693) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 152.146 91.059) (end 148.59 91.059) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 152.146 83.693) (end 152.146 91.059) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 148.59 83.693) (end 152.146 83.693) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 140.97 61.087) (end 133.35 61.087) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 140.97 70.866) (end 140.97 61.087) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 133.35 70.866) (end 140.97 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 133.35 61.087) (end 133.35 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 143.002 70.866) (end 143.002 62.738) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 151.13 70.866) (end 143.002 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 151.13 62.738) (end 151.13 70.866) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 143.002 62.738) (end 151.13 62.738) (angle 90) (layer Dwgs.User) (width 0.15))
(gr_line (start 128.778 83.566) (end 128.778 126.746) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 127.508 82.296) (end 128.778 83.566) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 127.508 61.976) (end 127.508 82.296) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 155.448 61.976) (end 127.508 61.976) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 155.448 82.296) (end 155.448 61.976) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 154.178 83.566) (end 155.448 82.296) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 154.178 126.746) (end 154.178 83.566) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 128.778 126.746) (end 154.178 126.746) (angle 90) (layer Edge.Cuts) (width 0.1))
)

View file

@ -0,0 +1,106 @@
(export (version D)
(design
(source /home/jo/kicad/template/Arduino_Fio/Arduino_Fio.sch)
(date "sam. 04 avril 2015 11:58:31 UTC")
(tool "Eeschema (2015-03-25 BZR 5536)-product")
(sheet (number 1) (name /) (tstamps /)
(title_block
(title)
(company)
(rev)
(date)
(source Arduino_Fio.sch)
(comment (number 1) (value ""))
(comment (number 2) (value ""))
(comment (number 3) (value ""))
(comment (number 4) (value "")))))
(components
(comp (ref P1)
(value Digital)
(libsource (lib conn) (part CONN_14))
(sheetpath (names /) (tstamps /))
(tstamp 551FCE8A))
(comp (ref P2)
(value Analog)
(libsource (lib conn) (part CONN_14))
(sheetpath (names /) (tstamps /))
(tstamp 551FCED2)))
(libparts
(libpart (lib conn) (part CONN_14)
(description "Symbole general de connexion")
(fields
(field (name Reference) P)
(field (name Value) CONN_14))
(pins
(pin (num 1) (name P1) (type passive))
(pin (num 2) (name P2) (type passive))
(pin (num 3) (name P3) (type passive))
(pin (num 4) (name P4) (type passive))
(pin (num 5) (name P5) (type passive))
(pin (num 6) (name P6) (type passive))
(pin (num 7) (name P7) (type passive))
(pin (num 8) (name P8) (type passive))
(pin (num 9) (name P9) (type passive))
(pin (num 10) (name P10) (type passive))
(pin (num 11) (name P11) (type passive))
(pin (num 12) (name P12) (type passive))
(pin (num 13) (name P13) (type passive))
(pin (num 14) (name P14) (type passive)))))
(libraries
(library (logical conn)
(uri /usr/share/kicad/library/conn.lib)))
(nets
(net (code 1) (name /A7)
(node (ref P2) (pin 14)))
(net (code 2) (name /A6)
(node (ref P2) (pin 13)))
(net (code 3) (name "/A5(SCL)")
(node (ref P2) (pin 12)))
(net (code 4) (name "/A4(SDA)")
(node (ref P2) (pin 11)))
(net (code 5) (name /A3)
(node (ref P2) (pin 10)))
(net (code 6) (name /A2)
(node (ref P2) (pin 9)))
(net (code 7) (name /A1)
(node (ref P2) (pin 8)))
(net (code 8) (name /A0)
(node (ref P2) (pin 7)))
(net (code 9) (name /DTR)
(node (ref P2) (pin 6)))
(net (code 10) (name /TxO)
(node (ref P2) (pin 5)))
(net (code 11) (name "/11(**/MOSI)")
(node (ref P1) (pin 12)))
(net (code 12) (name /RxI)
(node (ref P2) (pin 4)))
(net (code 13) (name +3.3V)
(node (ref P1) (pin 1))
(node (ref P2) (pin 3)))
(net (code 14) (name /AREF)
(node (ref P2) (pin 2)))
(net (code 15) (name GND)
(node (ref P2) (pin 1))
(node (ref P1) (pin 2)))
(net (code 16) (name "/13(SS)")
(node (ref P1) (pin 14)))
(net (code 17) (name "/12(MISO)")
(node (ref P1) (pin 13)))
(net (code 18) (name "/10(**/SCK)")
(node (ref P1) (pin 11)))
(net (code 19) (name "/9(**)")
(node (ref P1) (pin 10)))
(net (code 20) (name /8)
(node (ref P1) (pin 9)))
(net (code 21) (name /7)
(node (ref P1) (pin 8)))
(net (code 22) (name "/6(**)")
(node (ref P1) (pin 7)))
(net (code 23) (name "/5(**)")
(node (ref P1) (pin 6)))
(net (code 24) (name /4)
(node (ref P1) (pin 5)))
(net (code 25) (name "/3(**)")
(node (ref P1) (pin 4)))
(net (code 26) (name /2)
(node (ref P1) (pin 3)))))

View file

@ -0,0 +1,66 @@
update=sam. 04 avril 2015 11:38:03 UTC
version=1
last_client=kicad
[eeschema]
version=1
LibDir=
NetFmtName=
RptD_X=0
RptD_Y=100
RptLab=1
LabSize=60
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=special
LibName13=microcontrollers
LibName14=dsp
LibName15=microchip
LibName16=analog_switches
LibName17=motorola
LibName18=texas
LibName19=intel
LibName20=audio
LibName21=interface
LibName22=digital-audio
LibName23=philips
LibName24=display
LibName25=cypress
LibName26=siliconi
LibName27=opto
LibName28=atmel
LibName29=contrib
LibName30=valves
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[general]
version=1

View file

@ -0,0 +1,235 @@
EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Arduino_Fio-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date "sam. 04 avril 2015"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L CONN_14 P1
U 1 1 551FCE8A
P 9700 1725
F 0 "P1" V 9670 1725 60 0000 C CNN
F 1 "Digital" V 9780 1725 60 0000 C CNN
F 2 "Socket_Arduino_Fio:Socket_Strip_Straight_1x14" H 9700 1725 60 0001 C CNN
F 3 "" H 9700 1725 60 0000 C CNN
1 9700 1725
1 0 0 -1
$EndComp
$Comp
L CONN_14 P2
U 1 1 551FCED2
P 10125 1725
F 0 "P2" V 10095 1725 60 0000 C CNN
F 1 "Analog" V 10205 1725 60 0000 C CNN
F 2 "Socket_Arduino_Fio:Socket_Strip_Straight_1x14" H 10125 1725 60 0001 C CNN
F 3 "" H 10125 1725 60 0000 C CNN
1 10125 1725
-1 0 0 -1
$EndComp
Text Label 8650 1275 0 60 ~ 0
2
Text Label 8650 1375 0 60 ~ 0
3(**)
Text Label 8650 1475 0 60 ~ 0
4
Text Label 8650 1575 0 60 ~ 0
5(**)
Text Label 8650 1675 0 60 ~ 0
6(**)
Text Label 8650 1775 0 60 ~ 0
7
Text Label 8650 1875 0 60 ~ 0
8
Text Label 8650 1975 0 60 ~ 0
9(**)
Text Label 8650 2075 0 60 ~ 0
10(**/SCK)
Text Label 8650 2175 0 60 ~ 0
11(**/MOSI)
Text Label 8650 2275 0 60 ~ 0
12(MISO)
Text Label 8650 2375 0 60 ~ 0
13(SS)
Text Label 10700 2375 0 60 ~ 0
A7
Text Label 10700 2275 0 60 ~ 0
A6
Text Label 10700 2175 0 60 ~ 0
A5(SCL)
Text Label 10700 2075 0 60 ~ 0
A4(SDA)
Text Label 10700 1975 0 60 ~ 0
A3
Text Label 10700 1875 0 60 ~ 0
A2
Text Label 10700 1775 0 60 ~ 0
A1
Text Label 10700 1675 0 60 ~ 0
A0
Text Label 10700 1575 0 60 ~ 0
DTR
Text Label 10700 1475 0 60 ~ 0
TxO
Text Label 10700 1375 0 60 ~ 0
RxI
Text Label 10700 1175 0 60 ~ 0
AREF
$Comp
L GND #PWR01
U 1 1 551FD34C
P 9275 2550
F 0 "#PWR01" H 9275 2550 30 0001 C CNN
F 1 "GND" H 9275 2480 30 0001 C CNN
F 2 "" H 9275 2550 60 0000 C CNN
F 3 "" H 9275 2550 60 0000 C CNN
1 9275 2550
1 0 0 -1
$EndComp
$Comp
L GND #PWR02
U 1 1 551FD39C
P 10625 2550
F 0 "#PWR02" H 10625 2550 30 0001 C CNN
F 1 "GND" H 10625 2480 30 0001 C CNN
F 2 "" H 10625 2550 60 0000 C CNN
F 3 "" H 10625 2550 60 0000 C CNN
1 10625 2550
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR03
U 1 1 551FD4E9
P 9275 900
F 0 "#PWR03" H 9275 860 30 0001 C CNN
F 1 "+3.3V" H 9275 1010 30 0000 C CNN
F 2 "" H 9275 900 60 0000 C CNN
F 3 "" H 9275 900 60 0000 C CNN
1 9275 900
1 0 0 -1
$EndComp
$Comp
L +3.3V #PWR04
U 1 1 551FD521
P 10550 900
F 0 "#PWR04" H 10550 860 30 0001 C CNN
F 1 "+3.3V" H 10550 1010 30 0000 C CNN
F 2 "" H 10550 900 60 0000 C CNN
F 3 "" H 10550 900 60 0000 C CNN
1 10550 900
1 0 0 -1
$EndComp
Text Notes 8600 575 0 60 ~ 0
Shield Arduino Fio
Wire Wire Line
8650 1275 9350 1275
Wire Wire Line
8650 1375 9350 1375
Wire Wire Line
8650 1475 9350 1475
Wire Wire Line
8650 1575 9350 1575
Wire Wire Line
8650 1675 9350 1675
Wire Wire Line
8650 1775 9350 1775
Wire Wire Line
8650 1875 9350 1875
Wire Wire Line
8650 1975 9350 1975
Wire Wire Line
8650 2075 9350 2075
Wire Wire Line
8650 2175 9350 2175
Wire Wire Line
8650 2275 9350 2275
Wire Wire Line
8650 2375 9350 2375
Wire Wire Line
10475 1175 11075 1175
Wire Wire Line
10475 1375 11075 1375
Wire Wire Line
10475 1475 11075 1475
Wire Wire Line
10475 1575 11075 1575
Wire Wire Line
10475 1675 11075 1675
Wire Wire Line
10475 1775 11075 1775
Wire Wire Line
10475 1875 11075 1875
Wire Wire Line
10475 1975 11075 1975
Wire Wire Line
10475 2075 11075 2075
Wire Wire Line
10475 2175 11075 2175
Wire Wire Line
10475 2275 11075 2275
Wire Wire Line
10475 2375 11075 2375
Wire Wire Line
10550 900 10550 1275
Wire Wire Line
9275 1175 9275 2550
Wire Wire Line
9350 1175 9275 1175
Wire Wire Line
9275 900 9275 1075
Wire Wire Line
9275 1075 9350 1075
Wire Wire Line
10550 1275 10475 1275
Wire Wire Line
10625 1075 10625 2550
Wire Wire Line
10625 1075 10475 1075
Wire Notes Line
8575 475 8575 2675
Wire Notes Line
8575 650 9500 650
Wire Notes Line
9500 650 9500 475
Wire Notes Line
8575 2675 11225 2675
$EndSCHEMATC

File diff suppressed because it is too large Load diff

View file

@ -0,0 +1,40 @@
(module Socket_Strip_Straight_1x14 (layer F.Cu) (tedit 551FD1C7)
(descr "Through hole socket strip")
(tags "socket strip")
(fp_text reference REF** (at 0 -5.1) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Socket_Strip_Arduino_1x14 (at 0 -3.1) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.27 -1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 34.8 -1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 -1.75) (end 34.8 -1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.75 1.75) (end 34.8 1.75) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.27 -1.27) (end 34.29 -1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 -1.27) (end 34.29 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 34.29 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.15))
(fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole oval (at 0 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 2 thru_hole oval (at 2.54 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 3 thru_hole oval (at 5.08 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 4 thru_hole oval (at 7.62 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 5 thru_hole oval (at 10.16 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 6 thru_hole oval (at 12.7 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 7 thru_hole oval (at 15.24 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 8 thru_hole oval (at 17.78 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 9 thru_hole oval (at 20.32 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 10 thru_hole oval (at 22.86 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 11 thru_hole oval (at 25.4 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 12 thru_hole oval (at 27.94 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 13 thru_hole oval (at 30.48 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(pad 14 thru_hole oval (at 33.02 0) (size 1.7272 2.032) (drill 1.016) (layers *.Cu *.Mask F.SilkS))
(model ${KIPRJMOD}/Socket_Arduino_Fio.3dshapes/Socket_header_Arduino_1x14.wrl
(at (xyz 0.65 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)

Binary file not shown.

After

Width:  |  Height:  |  Size: 36 KiB

Binary file not shown.

After

Width:  |  Height:  |  Size: 2.7 KiB

View file

@ -0,0 +1,27 @@
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
<HEAD>
<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=windows-1252">
<TITLE>Arduino Fio - Expansion Board</TITLE>
<META NAME="GENERATOR" CONTENT="LibreOffice 3.6 (Windows)">
<META NAME="CREATED" CONTENT="0;0">
<META NAME="CHANGED" CONTENT="20121015;19015295">
</HEAD>
<BODY LANG="fr-FR" DIR="LTR">
<P>This project template is the basis of an expansion board for the
<A HREF="http://arduino.cc/en/Main/ArduinoBoardFio" TARGET="blank"> Arduino Fio</A> <BR><BR>
This base project includes a PCB edge defined as the same <BR>
size as the Arduino Fio PCB with the connectors placed <BR>
correctly to align the two boards. <BR><BR>
Contours and holes can be easely modified, just remove line or hole<BR>
and redraw wath you want in layer "edge.cuts".<BR>
In layer "Dwgs.User" you have the position of Reset button,<BR>
USB, ISP and Power connector,<BR><BR>
The final PCB looks like the following:
</P>
<P><IMG SRC="brd.png" NAME="brd" ALIGN=BOTTOM WIDTH=640 HEIGHT=480
BORDER=0><BR><BR><BR><BR>
</P>
<P>(c)2015 Jonathan Iapicco.<BR></P>