Merge pull request #765 from ashtonchase/raspberrypi40-pin_template

Added Template for Raspberry Pi 40 Pin Models.
This commit is contained in:
Jan W. Krieger 2017-09-05 08:48:41 +02:00 committed by GitHub
commit 1c0dafd41f
10 changed files with 1166 additions and 0 deletions

Binary file not shown.

After

Width:  |  Height:  |  Size: 27 KiB

Binary file not shown.

After

Width:  |  Height:  |  Size: 5.2 KiB

View file

@ -0,0 +1,34 @@
<html>
<head>
<title>Raspberry Pi - 40 pin Expansion Board</title>
</head>
<body>
<h1>Raspberry Pi</h1>
<h2>40-pin Expansion Board</h2>
<p>This project template is the basis of an expansion board for the
<a href="https://www.raspberrypi.org/" target="blank">Raspberry Pi ARM
boards that have the 40-pin header.</a>
<br> This includes the following models to date:<br>
<ul>
<li>Pi 1 A+</li>
<li>Pi 1 B+</li>
<li>Pi 2 Model B</li>
<li>Pi 3 Model B</li>
</ul>
</p>
<p>This base project includes a PCB edge as specified in the <a href="https://github.com/raspberrypi/hats/blob/master/hat-board-mechanical.pdf" target="blank">Raspberry Pi Hat Specification</a>
with the connectors placed correctly to align the two boards.
All IO present on the Raspberry-Pi board is connected to the project through the
0.1" expansion headers. Cutouts have also been defined for the camera and the
display connctors. </p>
<p>The board outline looks like the following:</p>
<p><img src="brd.png"></p>
<p>(c)2016 Ashton Johnson<br>
(c)2016 Kicad Developers<br></p>
</body>
</html>

View file

@ -0,0 +1,43 @@
Cmp-Mod V01 Created by PcbNew date = Mon 04 Sep 2017 07:48:59 AM CDT
BeginCmp
TimeStamp = 580CBA7A
Path = /5834FB2E
Reference = MK1;
ValeurCmp = M2.5;
IdModule = Mounting_Holes:MountingHole_2-5mm;
EndCmp
BeginCmp
TimeStamp = 580CBAAE
Path = /5834FC19
Reference = MK2;
ValeurCmp = M2.5;
IdModule = Mounting_Holes:MountingHole_2-5mm;
EndCmp
BeginCmp
TimeStamp = 580CBAC8
Path = /5834FBEF
Reference = MK3;
ValeurCmp = M2.5;
IdModule = Mounting_Holes:MountingHole_2-5mm;
EndCmp
BeginCmp
TimeStamp = 580C7F66
Path = /580C18BB
Reference = P1;
ValeurCmp = CONN_02X20;
IdModule = Socket_Strips:Socket_Strip_Straight_2x20;
EndCmp
BeginCmp
TimeStamp = 580CBAD7
Path = /5834FC4F
Reference = MK4;
ValeurCmp = M2.5;
IdModule = Mounting_Holes:MountingHole_2-5mm;
EndCmp
EndListe

View file

@ -0,0 +1,407 @@
(kicad_pcb (version 20170123) (host pcbnew "(2017-02-21 revision 35a8d78)-master")
(general
(links 9)
(no_connects 9)
(area 199.949999 88.772619 287.050001 168.05)
(thickness 1.6)
(drawings 39)
(tracks 0)
(zones 0)
(modules 5)
(nets 32)
)
(page A3)
(title_block
(date "15 nov 2012")
)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
)
(setup
(last_trace_width 0.2)
(trace_clearance 0.2)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.1524)
(segment_width 0.1)
(edge_width 0.1)
(via_size 0.9)
(via_drill 0.6)
(via_min_size 0.8)
(via_min_drill 0.5)
(uvia_size 0.5)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.5)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1 1)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 2.5 2.5)
(pad_drill 2.5)
(pad_to_mask_clearance 0)
(aux_axis_origin 200 150)
(grid_origin 200 150)
(visible_elements 7FFFFFFF)
(pcbplotparams
(layerselection 0x00030_80000001)
(usegerberextensions true)
(excludeedgelayer true)
(linewidth 0.150000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 +3V3)
(net 2 +5V)
(net 3 GND)
(net 4 /ID_SD)
(net 5 /ID_SC)
(net 6 /GPIO5)
(net 7 /GPIO6)
(net 8 /GPIO26)
(net 9 "/GPIO2(SDA1)")
(net 10 "/GPIO3(SCL1)")
(net 11 "/GPIO4(GCLK)")
(net 12 "/GPIO14(TXD0)")
(net 13 "/GPIO15(RXD0)")
(net 14 "/GPIO17(GEN0)")
(net 15 "/GPIO27(GEN2)")
(net 16 "/GPIO22(GEN3)")
(net 17 "/GPIO23(GEN4)")
(net 18 "/GPIO24(GEN5)")
(net 19 "/GPIO25(GEN6)")
(net 20 "/GPIO18(GEN1)(PWM0)")
(net 21 "/GPIO10(SPI0_MOSI)")
(net 22 "/GPIO9(SPI0_MISO)")
(net 23 "/GPIO11(SPI0_SCK)")
(net 24 "/GPIO8(SPI0_CE_N)")
(net 25 "/GPIO7(SPI1_CE_N)")
(net 26 "/GPIO12(PWM0)")
(net 27 "/GPIO13(PWM1)")
(net 28 "/GPIO19(SPI1_MISO)")
(net 29 /GPIO16)
(net 30 "/GPIO20(SPI1_MOSI)")
(net 31 "/GPIO21(SPI1_SCK)")
(net_class Default "This is the default net class."
(clearance 0.2)
(trace_width 0.2)
(via_dia 0.9)
(via_drill 0.6)
(uvia_dia 0.5)
(uvia_drill 0.1)
(add_net +3V3)
(add_net +5V)
(add_net "/GPIO10(SPI0_MOSI)")
(add_net "/GPIO11(SPI0_SCK)")
(add_net "/GPIO12(PWM0)")
(add_net "/GPIO13(PWM1)")
(add_net "/GPIO14(TXD0)")
(add_net "/GPIO15(RXD0)")
(add_net /GPIO16)
(add_net "/GPIO17(GEN0)")
(add_net "/GPIO18(GEN1)(PWM0)")
(add_net "/GPIO19(SPI1_MISO)")
(add_net "/GPIO2(SDA1)")
(add_net "/GPIO20(SPI1_MOSI)")
(add_net "/GPIO21(SPI1_SCK)")
(add_net "/GPIO22(GEN3)")
(add_net "/GPIO23(GEN4)")
(add_net "/GPIO24(GEN5)")
(add_net "/GPIO25(GEN6)")
(add_net /GPIO26)
(add_net "/GPIO27(GEN2)")
(add_net "/GPIO3(SCL1)")
(add_net "/GPIO4(GCLK)")
(add_net /GPIO5)
(add_net /GPIO6)
(add_net "/GPIO7(SPI1_CE_N)")
(add_net "/GPIO8(SPI0_CE_N)")
(add_net "/GPIO9(SPI0_MISO)")
(add_net /ID_SC)
(add_net /ID_SD)
(add_net GND)
)
(net_class Power ""
(clearance 0.2)
(trace_width 0.5)
(via_dia 1)
(via_drill 0.7)
(uvia_dia 0.5)
(uvia_drill 0.1)
)
(module Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm (layer B.Cu) (tedit 58CD544A) (tstamp 580C7F66)
(at 208.37 98.77 270)
(descr "Through hole straight socket strip, 2x20, 2.54mm pitch, double rows")
(tags "Through hole socket strip THT 2x20 2.54mm double row")
(path /59AD464A)
(fp_text reference P1 (at 2.208 -0.012 180) (layer B.SilkS)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_text value Conn_02x20_Odd_Even (at -1.27 -50.59 270) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(fp_line (start -3.81 1.27) (end -3.81 -49.53) (layer B.Fab) (width 0.1))
(fp_line (start -3.81 -49.53) (end 1.27 -49.53) (layer B.Fab) (width 0.1))
(fp_line (start 1.27 -49.53) (end 1.27 1.27) (layer B.Fab) (width 0.1))
(fp_line (start 1.27 1.27) (end -3.81 1.27) (layer B.Fab) (width 0.1))
(fp_line (start 1.33 -1.27) (end 1.33 -49.59) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 -49.59) (end -3.87 -49.59) (layer B.SilkS) (width 0.12))
(fp_line (start -3.87 -49.59) (end -3.87 1.33) (layer B.SilkS) (width 0.12))
(fp_line (start -3.87 1.33) (end -1.27 1.33) (layer B.SilkS) (width 0.12))
(fp_line (start -1.27 1.33) (end -1.27 -1.27) (layer B.SilkS) (width 0.12))
(fp_line (start -1.27 -1.27) (end 1.33 -1.27) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 0) (end 1.33 1.33) (layer B.SilkS) (width 0.12))
(fp_line (start 1.33 1.33) (end 0.06 1.33) (layer B.SilkS) (width 0.12))
(fp_line (start -4.35 1.8) (end -4.35 -50.05) (layer B.CrtYd) (width 0.05))
(fp_line (start -4.35 -50.05) (end 1.8 -50.05) (layer B.CrtYd) (width 0.05))
(fp_line (start 1.8 -50.05) (end 1.8 1.8) (layer B.CrtYd) (width 0.05))
(fp_line (start 1.8 1.8) (end -4.35 1.8) (layer B.CrtYd) (width 0.05))
(fp_text user %R (at -1.27 2.33 270) (layer B.Fab)
(effects (font (size 1 1) (thickness 0.15)) (justify mirror))
)
(pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +3V3))
(pad 2 thru_hole oval (at -2.54 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 2 +5V))
(pad 3 thru_hole oval (at 0 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 9 "/GPIO2(SDA1)"))
(pad 4 thru_hole oval (at -2.54 -2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 2 +5V))
(pad 5 thru_hole oval (at 0 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 10 "/GPIO3(SCL1)"))
(pad 6 thru_hole oval (at -2.54 -5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 7 thru_hole oval (at 0 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 11 "/GPIO4(GCLK)"))
(pad 8 thru_hole oval (at -2.54 -7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 12 "/GPIO14(TXD0)"))
(pad 9 thru_hole oval (at 0 -10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 10 thru_hole oval (at -2.54 -10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 13 "/GPIO15(RXD0)"))
(pad 11 thru_hole oval (at 0 -12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 14 "/GPIO17(GEN0)"))
(pad 12 thru_hole oval (at -2.54 -12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 20 "/GPIO18(GEN1)(PWM0)"))
(pad 13 thru_hole oval (at 0 -15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 15 "/GPIO27(GEN2)"))
(pad 14 thru_hole oval (at -2.54 -15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 15 thru_hole oval (at 0 -17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 16 "/GPIO22(GEN3)"))
(pad 16 thru_hole oval (at -2.54 -17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 17 "/GPIO23(GEN4)"))
(pad 17 thru_hole oval (at 0 -20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +3V3))
(pad 18 thru_hole oval (at -2.54 -20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 18 "/GPIO24(GEN5)"))
(pad 19 thru_hole oval (at 0 -22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 21 "/GPIO10(SPI0_MOSI)"))
(pad 20 thru_hole oval (at -2.54 -22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 21 thru_hole oval (at 0 -25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 22 "/GPIO9(SPI0_MISO)"))
(pad 22 thru_hole oval (at -2.54 -25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 19 "/GPIO25(GEN6)"))
(pad 23 thru_hole oval (at 0 -27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 23 "/GPIO11(SPI0_SCK)"))
(pad 24 thru_hole oval (at -2.54 -27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 24 "/GPIO8(SPI0_CE_N)"))
(pad 25 thru_hole oval (at 0 -30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 26 thru_hole oval (at -2.54 -30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 25 "/GPIO7(SPI1_CE_N)"))
(pad 27 thru_hole oval (at 0 -33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 4 /ID_SD))
(pad 28 thru_hole oval (at -2.54 -33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 5 /ID_SC))
(pad 29 thru_hole oval (at 0 -35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 6 /GPIO5))
(pad 30 thru_hole oval (at -2.54 -35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 31 thru_hole oval (at 0 -38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 7 /GPIO6))
(pad 32 thru_hole oval (at -2.54 -38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 26 "/GPIO12(PWM0)"))
(pad 33 thru_hole oval (at 0 -40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 27 "/GPIO13(PWM1)"))
(pad 34 thru_hole oval (at -2.54 -40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 35 thru_hole oval (at 0 -43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 28 "/GPIO19(SPI1_MISO)"))
(pad 36 thru_hole oval (at -2.54 -43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 29 /GPIO16))
(pad 37 thru_hole oval (at 0 -45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 8 /GPIO26))
(pad 38 thru_hole oval (at -2.54 -45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 30 "/GPIO20(SPI1_MOSI)"))
(pad 39 thru_hole oval (at 0 -48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 GND))
(pad 40 thru_hole oval (at -2.54 -48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 31 "/GPIO21(SPI1_SCK)"))
(model ${KISYS3DMOD}/Socket_Strips.3dshapes/Socket_Strip_Straight_2x20_Pitch2.54mm.wrl
(at (xyz -0.05 -0.95 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 270))
)
)
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC00) (tstamp 580CBA7A)
(at 203.5 97.5 180)
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(path /5834FB2E)
(fp_text reference MK1 (at 0 -3.50012 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
(solder_mask_margin 1.25) (clearance 1.35))
)
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC0B) (tstamp 580CBAAE)
(at 261.5 97.5 180)
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(path /5834FC19)
(fp_text reference MK2 (at 0 -3.50012 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value M2.5 (at 0.09906 3.59918 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
(pad 1 thru_hole circle (at 0 0 180) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
(solder_mask_margin 1.25) (clearance 1.35))
)
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC1C) (tstamp 580CBAC8)
(at 203.5 146.5)
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(path /5834FBEF)
(fp_text reference MK3 (at 0 -3.50012) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
(solder_mask_margin 1.25) (clearance 1.35))
)
(module Mounting_Holes:MountingHole_2-5mm (layer F.Cu) (tedit 5834FC15) (tstamp 580CBAD7)
(at 261.5 146.5)
(descr "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(tags "Mounting hole, Befestigungsbohrung, 2,5mm, No Annular, Kein Restring,")
(path /5834FC4F)
(fp_text reference MK4 (at 0 -3.50012) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value M2.5 (at 0.09906 3.59918) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 0 0) (end 2.5 0) (layer Cmts.User) (width 0.381))
(pad 1 thru_hole circle (at 0 0) (size 2.5 2.5) (drill 2.5) (layers *.Cu *.Mask)
(solder_mask_margin 1.25) (clearance 1.35))
)
(gr_line (start 244 146) (end 244 131) (layer Edge.Cuts) (width 0.1))
(gr_line (start 246 131) (end 246 146) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 245 131) (end 244 131) (angle 180) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 245 146) (end 246 146) (angle 180) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 200.5 131) (end 200 131) (angle 89.9) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 204.5 130) (end 205 130) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 200.5 113) (end 200.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 204.5 114) (end 204.5 113.5) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 200 113) (end 200 131) (layer Dwgs.User) (width 0.1))
(gr_line (start 200 97) (end 200 113) (layer Edge.Cuts) (width 0.1))
(gr_text DISPLAY (at 202.5 122 90) (layer Dwgs.User) (tstamp 580CBBFF)
(effects (font (size 1 1) (thickness 0.15)))
)
(gr_text CAMERA (at 245 139 90) (layer Dwgs.User)
(effects (font (size 1 1) (thickness 0.15)))
)
(gr_text RJ45 (at 276.2 139.84) (layer Dwgs.User) (tstamp 580CBBEB)
(effects (font (size 2 2) (thickness 0.15)))
)
(gr_text USB (at 277.724 121.552) (layer Dwgs.User) (tstamp 580CBBE9)
(effects (font (size 2 2) (thickness 0.15)))
)
(gr_text USB (at 278.232 102.248) (layer Dwgs.User)
(effects (font (size 2 2) (thickness 0.15)))
)
(gr_arc (start 262 97) (end 262 94) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 262 147) (end 265 147) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 203 147) (end 203 150) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_arc (start 203 97) (end 200 97) (angle 90) (layer Edge.Cuts) (width 0.1))
(gr_line (start 269.9 114.45) (end 287 114.45) (layer Dwgs.User) (width 0.1))
(gr_line (start 262 94) (end 203 94) (layer Edge.Cuts) (width 0.1))
(gr_line (start 269.9 127.55) (end 269.9 114.45) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 127.55) (end 269.9 127.55) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 114.45) (end 287 127.55) (layer Dwgs.User) (width 0.1))
(gr_line (start 204.5 130.5) (end 200.5 130.5) (layer Edge.Cuts) (width 0.1))
(gr_line (start 205 114) (end 205 130) (layer Edge.Cuts) (width 0.1))
(gr_line (start 200.5 113.5) (end 204.5 113.5) (layer Edge.Cuts) (width 0.1))
(gr_line (start 266 147.675) (end 266 131.825) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 147.675) (end 266 147.675) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 131.825) (end 287 147.675) (layer Dwgs.User) (width 0.1))
(gr_line (start 266 131.825) (end 287 131.825) (layer Dwgs.User) (width 0.1))
(gr_line (start 265 147) (end 265 97) (layer Edge.Cuts) (width 0.1))
(gr_line (start 203 150) (end 262 150) (layer Edge.Cuts) (width 0.1))
(gr_line (start 200 131) (end 200 147) (layer Edge.Cuts) (width 0.1))
(gr_line (start 269.9 109.455925) (end 269.9 96.355925) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 109.455925) (end 269.9 109.455925) (layer Dwgs.User) (width 0.1))
(gr_line (start 287 96.355925) (end 287 109.455925) (layer Dwgs.User) (width 0.1))
(gr_line (start 269.9 96.355925) (end 287 96.355925) (layer Dwgs.User) (width 0.1))
(gr_text "RASPBERRY-PI 40-PIN ADDON BOARD\nVIEW FROM TOP\nNOTE: P1 SHOULD BE FITTED ON THE REVERSE OF THE BOARD\n\nADD EDGE CUTS FROM CAMERA AND DISPLAY PORTS AS REQUIRED" (at 200 160.16) (layer Dwgs.User)
(effects (font (size 2 1.7) (thickness 0.12)) (justify left))
)
)

View file

@ -0,0 +1,166 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# CONN_02X20
#
DEF CONN_02X20 P 0 1 Y N 1 F N
F0 "P" 0 1050 50 H V C CNN
F1 "CONN_02X20" 0 0 50 V V C CNN
F2 "" 0 -950 50 H V C CNN
F3 "" 0 -950 50 H V C CNN
$FPLIST
Pin_Header_Straight_2X20
Pin_Header_Angled_2X20
Socket_Strip_Straight_2X20
Socket_Strip_Angled_2X20
$ENDFPLIST
DRAW
S -100 -945 -50 -955 0 1 0 N
S -100 -845 -50 -855 0 1 0 N
S -100 -745 -50 -755 0 1 0 N
S -100 -645 -50 -655 0 1 0 N
S -100 -545 -50 -555 0 1 0 N
S -100 -445 -50 -455 0 1 0 N
S -100 -345 -50 -355 0 1 0 N
S -100 -245 -50 -255 0 1 0 N
S -100 -145 -50 -155 0 1 0 N
S -100 -45 -50 -55 0 1 0 N
S -100 55 -50 45 0 1 0 N
S -100 155 -50 145 0 1 0 N
S -100 255 -50 245 0 1 0 N
S -100 355 -50 345 0 1 0 N
S -100 455 -50 445 0 1 0 N
S -100 555 -50 545 0 1 0 N
S -100 655 -50 645 0 1 0 N
S -100 755 -50 745 0 1 0 N
S -100 855 -50 845 0 1 0 N
S -100 955 -50 945 0 1 0 N
S -100 1000 100 -1000 0 1 0 N
S 50 -945 100 -955 0 1 0 N
S 50 -845 100 -855 0 1 0 N
S 50 -745 100 -755 0 1 0 N
S 50 -645 100 -655 0 1 0 N
S 50 -545 100 -555 0 1 0 N
S 50 -445 100 -455 0 1 0 N
S 50 -345 100 -355 0 1 0 N
S 50 -245 100 -255 0 1 0 N
S 50 -145 100 -155 0 1 0 N
S 50 -45 100 -55 0 1 0 N
S 50 55 100 45 0 1 0 N
S 50 155 100 145 0 1 0 N
S 50 255 100 245 0 1 0 N
S 50 355 100 345 0 1 0 N
S 50 455 100 445 0 1 0 N
S 50 555 100 545 0 1 0 N
S 50 655 100 645 0 1 0 N
S 50 755 100 745 0 1 0 N
S 50 855 100 845 0 1 0 N
S 50 955 100 945 0 1 0 N
X P1 1 -250 950 150 R 50 50 1 1 P
X P2 2 250 950 150 L 50 50 1 1 P
X P3 3 -250 850 150 R 50 50 1 1 P
X P4 4 250 850 150 L 50 50 1 1 P
X P5 5 -250 750 150 R 50 50 1 1 P
X P6 6 250 750 150 L 50 50 1 1 P
X P7 7 -250 650 150 R 50 50 1 1 P
X P8 8 250 650 150 L 50 50 1 1 P
X P9 9 -250 550 150 R 50 50 1 1 P
X P10 10 250 550 150 L 50 50 1 1 P
X P20 20 250 50 150 L 50 50 1 1 P
X P30 30 250 -450 150 L 50 50 1 1 P
X P40 40 250 -950 150 L 50 50 1 1 P
X P11 11 -250 450 150 R 50 50 1 1 P
X P21 21 -250 -50 150 R 50 50 1 1 P
X P31 31 -250 -550 150 R 50 50 1 1 P
X P12 12 250 450 150 L 50 50 1 1 P
X P22 22 250 -50 150 L 50 50 1 1 P
X P32 32 250 -550 150 L 50 50 1 1 P
X P13 13 -250 350 150 R 50 50 1 1 P
X P23 23 -250 -150 150 R 50 50 1 1 P
X P33 33 -250 -650 150 R 50 50 1 1 P
X P14 14 250 350 150 L 50 50 1 1 P
X P24 24 250 -150 150 L 50 50 1 1 P
X P34 34 250 -650 150 L 50 50 1 1 P
X P15 15 -250 250 150 R 50 50 1 1 P
X P25 25 -250 -250 150 R 50 50 1 1 P
X P35 35 -250 -750 150 R 50 50 1 1 P
X P16 16 250 250 150 L 50 50 1 1 P
X P26 26 250 -250 150 L 50 50 1 1 P
X P36 36 250 -750 150 L 50 50 1 1 P
X P17 17 -250 150 150 R 50 50 1 1 P
X P27 27 -250 -350 150 R 50 50 1 1 P
X P37 37 -250 -850 150 R 50 50 1 1 P
X P18 18 250 150 150 L 50 50 1 1 P
X P28 28 250 -350 150 L 50 50 1 1 P
X P38 38 250 -850 150 L 50 50 1 1 P
X P19 19 -250 50 150 R 50 50 1 1 P
X P29 29 -250 -450 150 R 50 50 1 1 P
X P39 39 -250 -950 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# MOUNTING_HOLE
#
DEF MOUNTING_HOLE MH 0 40 Y Y 1 F N
F0 "MH" 0 150 50 H V C CNN
F1 "MOUNTING_HOLE" 375 -50 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S -100 100 100 0 0 1 0 N
S -50 0 50 -150 0 1 0 N
P 2 0 1 0 -50 -150 50 -125 N
P 2 0 1 0 50 -100 -50 -125 N
P 2 0 1 0 50 -75 -50 -100 N
P 2 0 1 0 50 -50 -50 -75 N
P 2 0 1 0 50 -25 -50 -50 N
P 2 0 1 0 50 0 -50 -25 N
X ~ 1 -100 -150 50 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library

View file

@ -0,0 +1,152 @@
(export (version D)
(design
(source /home/ashton/repo/kicad-library/template/raspberrypi-gpio-40pin/raspberrypi-gpio-40pin.sch)
(date "Mon 04 Sep 2017 07:54:14 AM CDT")
(tool "Eeschema (2017-02-21 revision 35a8d78)-master")
(sheet (number 1) (name /) (tstamps /)
(title_block
(title)
(company)
(rev)
(date "15 nov 2012")
(source raspberrypi-gpio-40pin.sch)
(comment (number 1) (value ""))
(comment (number 2) (value ""))
(comment (number 3) (value ""))
(comment (number 4) (value "")))))
(components
(comp (ref P1)
(value Conn_02x20_Odd_Even)
(libsource (lib conn) (part Conn_02x20_Odd_Even))
(sheetpath (names /) (tstamps /))
(tstamp 59AD464A)))
(libparts
(libpart (lib conn) (part Conn_02x20_Odd_Even)
(description "Generic connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers)")
(docs ~)
(footprints
(fp Connector*:*2x??x*mm*)
(fp Connector*:*2x???Pitch*)
(fp Pin_Header_Straight_2X*)
(fp Pin_Header_Angled_2X*)
(fp Socket_Strip_Straight_2X*)
(fp Socket_Strip_Angled_2X*))
(fields
(field (name Reference) J)
(field (name Value) Conn_02x20_Odd_Even))
(pins
(pin (num 1) (name Pin_1) (type passive))
(pin (num 2) (name Pin_2) (type passive))
(pin (num 3) (name Pin_3) (type passive))
(pin (num 4) (name Pin_4) (type passive))
(pin (num 5) (name Pin_5) (type passive))
(pin (num 6) (name Pin_6) (type passive))
(pin (num 7) (name Pin_7) (type passive))
(pin (num 8) (name Pin_8) (type passive))
(pin (num 9) (name Pin_9) (type passive))
(pin (num 10) (name Pin_10) (type passive))
(pin (num 11) (name Pin_11) (type passive))
(pin (num 12) (name Pin_12) (type passive))
(pin (num 13) (name Pin_13) (type passive))
(pin (num 14) (name Pin_14) (type passive))
(pin (num 15) (name Pin_15) (type passive))
(pin (num 16) (name Pin_16) (type passive))
(pin (num 17) (name Pin_17) (type passive))
(pin (num 18) (name Pin_18) (type passive))
(pin (num 19) (name Pin_19) (type passive))
(pin (num 20) (name Pin_20) (type passive))
(pin (num 21) (name Pin_21) (type passive))
(pin (num 22) (name Pin_22) (type passive))
(pin (num 23) (name Pin_23) (type passive))
(pin (num 24) (name Pin_24) (type passive))
(pin (num 25) (name Pin_25) (type passive))
(pin (num 26) (name Pin_26) (type passive))
(pin (num 27) (name Pin_27) (type passive))
(pin (num 28) (name Pin_28) (type passive))
(pin (num 29) (name Pin_29) (type passive))
(pin (num 30) (name Pin_30) (type passive))
(pin (num 31) (name Pin_31) (type passive))
(pin (num 32) (name Pin_32) (type passive))
(pin (num 33) (name Pin_33) (type passive))
(pin (num 34) (name Pin_34) (type passive))
(pin (num 35) (name Pin_35) (type passive))
(pin (num 36) (name Pin_36) (type passive))
(pin (num 37) (name Pin_37) (type passive))
(pin (num 38) (name Pin_38) (type passive))
(pin (num 39) (name Pin_39) (type passive))
(pin (num 40) (name Pin_40) (type passive)))))
(libraries
(library (logical conn)
(uri /home/ashton/repo/kicad-library/library/conn.lib)))
(nets
(net (code 1) (name "/GPIO4(GCLK)")
(node (ref P1) (pin 7)))
(net (code 2) (name "/GPIO3(SCL1)")
(node (ref P1) (pin 5)))
(net (code 3) (name +5V)
(node (ref P1) (pin 2))
(node (ref P1) (pin 4)))
(net (code 4) (name "/GPIO2(SDA1)")
(node (ref P1) (pin 3)))
(net (code 5) (name +3V3)
(node (ref P1) (pin 1))
(node (ref P1) (pin 17)))
(net (code 6) (name "/GPIO14(TXD0)")
(node (ref P1) (pin 8)))
(net (code 7) (name "/GPIO15(RXD0)")
(node (ref P1) (pin 10)))
(net (code 8) (name "/GPIO21(SPI1_SCK)")
(node (ref P1) (pin 40)))
(net (code 9) (name /GPIO5)
(node (ref P1) (pin 29)))
(net (code 10) (name "/GPIO20(SPI1_MOSI)")
(node (ref P1) (pin 38)))
(net (code 11) (name /ID_SC)
(node (ref P1) (pin 28)))
(net (code 12) (name "/GPIO24(GEN5)")
(node (ref P1) (pin 18)))
(net (code 13) (name /GPIO26)
(node (ref P1) (pin 37)))
(net (code 14) (name /ID_SD)
(node (ref P1) (pin 27)))
(net (code 15) (name /GPIO16)
(node (ref P1) (pin 36)))
(net (code 16) (name "/GPIO7(SPI1_CE_N)")
(node (ref P1) (pin 26)))
(net (code 17) (name "/GPIO23(GEN4)")
(node (ref P1) (pin 16)))
(net (code 18) (name "/GPIO19(SPI1_MISO)")
(node (ref P1) (pin 35)))
(net (code 19) (name "/GPIO8(SPI0_CE_N)")
(node (ref P1) (pin 24)))
(net (code 20) (name "/GPIO13(PWM1)")
(node (ref P1) (pin 33)))
(net (code 21) (name "/GPIO11(SPI0_SCK)")
(node (ref P1) (pin 23)))
(net (code 22) (name "/GPIO12(PWM0)")
(node (ref P1) (pin 32)))
(net (code 23) (name "/GPIO25(GEN6)")
(node (ref P1) (pin 22)))
(net (code 24) (name "/GPIO18(GEN1)(PWM0)")
(node (ref P1) (pin 12)))
(net (code 25) (name /GPIO6)
(node (ref P1) (pin 31)))
(net (code 26) (name "/GPIO9(SPI0_MISO)")
(node (ref P1) (pin 21)))
(net (code 27) (name GND)
(node (ref P1) (pin 9))
(node (ref P1) (pin 6))
(node (ref P1) (pin 20))
(node (ref P1) (pin 25))
(node (ref P1) (pin 39))
(node (ref P1) (pin 34))
(node (ref P1) (pin 14))
(node (ref P1) (pin 30)))
(net (code 28) (name "/GPIO10(SPI0_MOSI)")
(node (ref P1) (pin 19)))
(net (code 29) (name "/GPIO22(GEN3)")
(node (ref P1) (pin 15)))
(net (code 30) (name "/GPIO27(GEN2)")
(node (ref P1) (pin 13)))
(net (code 31) (name "/GPIO17(GEN0)")
(node (ref P1) (pin 11)))))

View file

@ -0,0 +1,89 @@
update=Mon 04 Sep 2017 04:48:58 PM CDT
version=1
last_client=kicad
[cvpcb]
version=1
NetITyp=0
NetIExt=.net
PkgIExt=.pkg
NetDir=
LibDir=
NetType=0
[cvpcb/libraries]
EquName1=devcms
[pcbnew]
version=1
PadDrlX=320
PadDimH=600
PadDimV=600
PadForm=1
PadMask=14745599
ViaDiam=450
ViaDril=250
Isol=60
Countlayer=2
Lpiste=170
RouteTo=15
RouteBo=0
TypeVia=3
Segm45=1
Racc45=1
Unite=0
SegFill=1
SegAffG=0
NewAffG=1
PadFill=1
PadAffG=1
PadSNum=1
ModAffC=0
ModAffT=0
PcbAffT=0
SgPcb45=1
TxtPcbV=800
TxtPcbH=600
TxtModV=600
TxtModH=600
TxtModW=120
HPGLnum=1
HPGdiam=15
HPGLSpd=20
HPGLrec=2
HPGLorg=0
GERBmin=15
VEgarde=100
DrawLar=150
EdgeLar=150
TxtLar=120
MSegLar=150
ForPlot=1
WpenSer=10
UserGrX=0,01
UserGrY=0,01
UserGrU=1
DivGrPc=1
TimeOut=600
MaxLnkS=3
ShowRat=0
ShowMRa=1
[pcbnew/libraries]
LibDir=
LibName1=sockets
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=50
[eeschema]
version=1
LibDir=../../library
[eeschema/libraries]
LibName1=conn
LibName2=power
LibName3=mechanical
[general]
version=1

View file

@ -0,0 +1,274 @@
EESchema Schematic File Version 2
LIBS:conn
LIBS:power
LIBS:raspberrypi-gpio-40pin-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date "15 nov 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L +5V #PWR01
U 1 1 580C1B61
P 3100 950
F 0 "#PWR01" H 3100 800 50 0001 C CNN
F 1 "+5V" H 3100 1090 50 0000 C CNN
F 2 "" H 3100 950 50 0000 C CNN
F 3 "" H 3100 950 50 0000 C CNN
1 3100 950
1 0 0 -1
$EndComp
Wire Wire Line
3100 950 3100 1200
Wire Wire Line
3100 1100 2900 1100
Wire Wire Line
3100 1200 2900 1200
Connection ~ 3100 1100
$Comp
L GND #PWR02
U 1 1 580C1D11
P 3000 3150
F 0 "#PWR02" H 3000 2900 50 0001 C CNN
F 1 "GND" H 3000 3000 50 0000 C CNN
F 2 "" H 3000 3150 50 0000 C CNN
F 3 "" H 3000 3150 50 0000 C CNN
1 3000 3150
1 0 0 -1
$EndComp
Wire Wire Line
3000 1300 3000 3150
Wire Wire Line
3000 2700 2900 2700
Wire Wire Line
3000 2500 2900 2500
Connection ~ 3000 2700
Wire Wire Line
3000 2000 2900 2000
Connection ~ 3000 2500
Wire Wire Line
3000 1700 2900 1700
Connection ~ 3000 2000
$Comp
L GND #PWR03
U 1 1 580C1E01
P 2300 3150
F 0 "#PWR03" H 2300 2900 50 0001 C CNN
F 1 "GND" H 2300 3000 50 0000 C CNN
F 2 "" H 2300 3150 50 0000 C CNN
F 3 "" H 2300 3150 50 0000 C CNN
1 2300 3150
1 0 0 -1
$EndComp
Wire Wire Line
2300 3000 2400 3000
Wire Wire Line
2300 1500 2300 3150
Wire Wire Line
2300 2300 2400 2300
Connection ~ 2300 3000
Connection ~ 2200 1100
Wire Wire Line
2200 1900 2400 1900
Wire Wire Line
2200 1100 2400 1100
Wire Wire Line
2200 950 2200 1900
$Comp
L +3.3V #PWR04
U 1 1 580C1BC1
P 2200 950
F 0 "#PWR04" H 2200 800 50 0001 C CNN
F 1 "+3.3V" H 2200 1090 50 0000 C CNN
F 2 "" H 2200 950 50 0000 C CNN
F 3 "" H 2200 950 50 0000 C CNN
1 2200 950
1 0 0 -1
$EndComp
Wire Wire Line
2300 1500 2400 1500
Connection ~ 2300 2300
Wire Wire Line
2400 1200 1250 1200
Wire Wire Line
1250 1300 2400 1300
Wire Wire Line
1250 1400 2400 1400
Wire Wire Line
2400 1600 1250 1600
Wire Wire Line
1250 1700 2400 1700
Wire Wire Line
1250 1800 2400 1800
Wire Wire Line
2400 2000 1250 2000
Wire Wire Line
1250 2100 2400 2100
Wire Wire Line
1250 2200 2400 2200
Wire Wire Line
2400 2400 1250 2400
Wire Wire Line
1250 2500 2400 2500
Wire Wire Line
1250 2600 2400 2600
Wire Wire Line
2400 2700 1250 2700
Wire Wire Line
1250 2800 2400 2800
Wire Wire Line
1250 2900 2400 2900
Wire Wire Line
2900 2800 3950 2800
Wire Wire Line
2900 2900 3950 2900
Wire Wire Line
2900 2300 3950 2300
Wire Wire Line
2900 2400 3950 2400
Wire Wire Line
2900 2100 3950 2100
Wire Wire Line
2900 2200 3950 2200
Wire Wire Line
2900 1800 3950 1800
Wire Wire Line
2900 1900 3950 1900
Wire Wire Line
2900 1500 3950 1500
Wire Wire Line
2900 1600 3950 1600
Wire Wire Line
2900 1400 3950 1400
Wire Wire Line
2900 2600 3950 2600
Text Label 1250 1200 0 50 ~ 0
GPIO2(SDA1)
Text Label 1250 1300 0 50 ~ 0
GPIO3(SCL1)
Text Label 1250 1400 0 50 ~ 0
GPIO4(GCLK)
Text Label 1250 1600 0 50 ~ 0
GPIO17(GEN0)
Text Label 1250 1700 0 50 ~ 0
GPIO27(GEN2)
Text Label 1250 1800 0 50 ~ 0
GPIO22(GEN3)
Text Label 1250 2000 0 50 ~ 0
GPIO10(SPI0_MOSI)
Text Label 1250 2100 0 50 ~ 0
GPIO9(SPI0_MISO)
Text Label 1250 2200 0 50 ~ 0
GPIO11(SPI0_SCK)
Text Label 1250 2400 0 50 ~ 0
ID_SD
Text Label 1250 2500 0 50 ~ 0
GPIO5
Text Label 1250 2600 0 50 ~ 0
GPIO6
Text Label 1250 2700 0 50 ~ 0
GPIO13(PWM1)
Text Label 1250 2800 0 50 ~ 0
GPIO19(SPI1_MISO)
Text Label 1250 2900 0 50 ~ 0
GPIO26
Text Label 3950 2900 2 50 ~ 0
GPIO20(SPI1_MOSI)
Text Label 3950 2800 2 50 ~ 0
GPIO16
Text Label 3950 2600 2 50 ~ 0
GPIO12(PWM0)
Text Label 3950 2400 2 50 ~ 0
ID_SC
Text Label 3950 2300 2 50 ~ 0
GPIO7(SPI1_CE_N)
Text Label 3950 2200 2 50 ~ 0
GPIO8(SPI0_CE_N)
Text Label 3950 2100 2 50 ~ 0
GPIO25(GEN6)
Text Label 3950 1900 2 50 ~ 0
GPIO24(GEN5)
Text Label 3950 1800 2 50 ~ 0
GPIO23(GEN4)
Text Label 3950 1600 2 50 ~ 0
GPIO18(GEN1)(PWM0)
Text Label 3950 1500 2 50 ~ 0
GPIO15(RXD0)
Text Label 3950 1400 2 50 ~ 0
GPIO14(TXD0)
Wire Wire Line
3000 1300 2900 1300
Connection ~ 3000 1700
Text Notes 650 7600 0 50 ~ 0
ID_SD and ID_SC PINS:\nThese pins are reserved for HAT ID EEPROM.\n\nAt boot time this I2C interface will be\ninterrogated to look for an EEPROM\nthat identifes the attached board and\nallows automagic setup of the GPIOs\n(and optionally, Linux drivers).\n\nDO NOT USE these pins for anything other\nthan attaching an I2C ID EEPROM. Leave\nunconnected if ID EEPROM not required.
$Comp
L Mounting_Hole MK1
U 1 1 5834FB2E
P 3000 7200
F 0 "MK1" H 3100 7246 50 0000 L CNN
F 1 "M2.5" H 3100 7155 50 0000 L CNN
F 2 "Mounting_Holes:MountingHole_2.5mm" H 3000 7200 60 0001 C CNN
F 3 "" H 3000 7200 60 0001 C CNN
1 3000 7200
1 0 0 -1
$EndComp
$Comp
L Mounting_Hole MK3
U 1 1 5834FBEF
P 3450 7200
F 0 "MK3" H 3550 7246 50 0000 L CNN
F 1 "M2.5" H 3550 7155 50 0000 L CNN
F 2 "Mounting_Holes:MountingHole_2.5mm" H 3450 7200 60 0001 C CNN
F 3 "" H 3450 7200 60 0001 C CNN
1 3450 7200
1 0 0 -1
$EndComp
$Comp
L Mounting_Hole MK2
U 1 1 5834FC19
P 3000 7400
F 0 "MK2" H 3100 7446 50 0000 L CNN
F 1 "M2.5" H 3100 7355 50 0000 L CNN
F 2 "Mounting_Holes:MountingHole_2.5mm" H 3000 7400 60 0001 C CNN
F 3 "" H 3000 7400 60 0001 C CNN
1 3000 7400
1 0 0 -1
$EndComp
$Comp
L Mounting_Hole MK4
U 1 1 5834FC4F
P 3450 7400
F 0 "MK4" H 3550 7446 50 0000 L CNN
F 1 "M2.5" H 3550 7355 50 0000 L CNN
F 2 "Mounting_Holes:MountingHole_2.5mm" H 3450 7400 60 0001 C CNN
F 3 "" H 3450 7400 60 0001 C CNN
1 3450 7400
1 0 0 -1
$EndComp
Text Notes 3000 7050 0 50 ~ 0
Mounting Holes
$Comp
L Conn_02x20_Odd_Even P1
U 1 1 59AD464A
P 2600 2000
F 0 "P1" H 2650 3117 50 0000 C CNN
F 1 "Conn_02x20_Odd_Even" H 2650 3026 50 0000 C CNN
F 2 "" H -2250 1050 50 0001 C CNN
F 3 "" H -2250 1050 50 0001 C CNN
1 2600 2000
1 0 0 -1
$EndComp
Wire Wire Line
2900 3000 3950 3000
Text Label 3950 3000 2 50 ~ 0
GPIO21(SPI1_SCK)
$EndSCHEMATC

View file

@ -0,0 +1 @@
comp = "P1" module = "HE10_26D"